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Chapter 1
Introduction
As the market for renewable energy and hybrid automotive has significantly grown, DC-
voltage conversion (either up or down) has become one of the most critical electrical opera-
tions currently performed [1]. Aiming for almost ideal efficiencies, switching power supplies
have long gained the upper hand over the traditional linear power supplies [2].
The core mechanism of DC/DC power conversion in a switching power supply relies on
switching a transistor between its current-conducting state, or on-state (low operating voltage
and high output current) and its voltage-blocking state or off-state (high operating voltages
and ideally no current flow) [3]. Conduction losses during on-state or non-ideal isolation
properties during off-state will lead reduction of the converter efficiency. For efficient power
conversion, transistors are required to have high voltage blocking capabilities with good
isolation properties as well as low conduction losses. Another equally important aspect
in DC/DC power conversion is the transistor switching frequency [4]. Higher switching
frequency (in the range of a few MHz) can lead to significant reduction in the passive
element size in the DC/DC converter, leading to simpler design and higher portability.
Originally developed for the lighting industry [5], GaN has however gained a lot of atten-
tion in the past years in the fields of high-frequency and high-power electronics [6]. Owing
to their superior material properties, such as critical breakdown fields as high as 3MV/cm
[7, 8] and electron mobilities exceeding 2000 cm2/V s [9], GaN-based transistors have quickly
imposed an undeniable position in today’s microelectronics market. GaN-based DC/DC
converters showed efficiencies up to 90% at 3MHz with an area saving factor of 40% [10].
Competing with more mature and well-established technologies, research groups as well as
companies have invested a significant amount of time and capital in developing more robust
and reliable GaN devices. In this work, a top-down motivation approach will be adopted
to try and shed more light onto why GaN-based devices are especially good candidates for
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power electronics. This work will additionally investigate the advantages and the intrinsic
limitations for incorporating GaN in the power conversion modules.
The basic requirements for power semiconductors are efficiency, reliability, controllability
and cost effectiveness [11]. Nowadays, larger power transistors are needed to deliver higher
driving current. This gives GaN devices grown on large-diameter, cost-effective substrates a
clear commercial advantage [12, 13]. On one hand, growing GaN on silicon substrates (GaN-
on-Si) offers an ideal choice for scalability up to 300mm making GaN-on-Si a cost-effective
solution for power transistors. Growing high quality GaN-on-Si, on the other hand, faces
tough epitaxial and technological challenges. This requires a deeper understanding of the
GaN device properties grown on silicon.
In the next chapters, a detailed analysis of DC as well as dynamic properties of GaN-on-Si
devices will be presented. This work starts with basic fundamentals of GaN transistors. An
overview of the epitaxial structure of GaN-on-Si will be introduced, highlighting the basic
building blocks which constitute the epitaxial stack.
This work is divided into two main parts tackling voltage-blocking capabilities and the
dynamic performance of said devices. By presenting these two aspects, an objective anal-
ysis can be performed regarding device performance with reference to the DC/DC power
conversion requirements.
Part one starts with chapter 3 which discusses the sources of leakage current in the lateral
AlGaN/GaN HFET, with extended focus on the vertical voltage-blocking capability of these
devices. Furthermore, the origin of the vertical breakdown will be confirmed in chapter 4 in
which the influence of the AlN/substrate interface is highlighted.
In chapter 5, the properties of carbon-doped buffers will be discussed highlighting the
effect of carbon doping on the blocking capabilities of the GaN buffers.
Chapter 6 represents the of the dynamic analysis of the AlGaN/GaN transistors. The
chapter highlights the reason for the dispersion between the static on-resistance and the
dynamic one. This confirms the importance of the dynamic performance as a merit for high
power switches. The chapter concludes with describing the importance of the buffer dynamic
response —especially carbon-doped buffers —as a major contributor to the on-resistance
dispersion.
The last three chapters are focusing on the dynamic performance of carbon-doped buffers.
Chapter 7 introduces the back-gated measurement techniques which will be used through-
out the buffer analysis. Chapter 8 discusses two main aspects affecting the buffer dynamic
response, namely vertical dislocations and the choice carbon incorporation technique. Fi-
nally, chapter 9 approaches the trapping/de-trapping dynamics in carbon-doped buffers with
3emphasis on the charge transport across the buffer.
Throughout this work, simulations are used as an illustrative tool to clarify certain phys-
ical observations. The simulations in this work are based on self-consistent one- and two-
dimensional simulations of the AlGaN/GaN transistors. A detailed description of the simu-
lations was inserted in appendixA.
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Chapter 2
Fundamentals
In this chapter, the basic properties of GaN and GaN-based devices will be discussed. The
description starts with the crystal structure moving on towards epitaxial growth techniques.
The discussion will focus on GaN growth on silicon substrates and discusses the AlGaN/GaN
HFET which will serve as the reference device used throughout this work.
2.1 The lateral AlGaN/GaN HFET
2.1.1 Crystal structure and material characteristics
The group III-Nitrides (GaN, AlN and InN) can be realized in different crystal structures,
namely zinc-blende, rock salt and wurtzite [15], of which the latter structure is of more
importance to electronic applications. This wurtzite structure (depicted here in figure 2.1),
is formed via two hexagonally close-packed layers of the group III atoms and the nitrogen
atoms. These layers are displaced to one another by 5/8 of the c lattice constant. The c lattice
constant describes the distance between two equivalent atoms in the [0001] direction (which
is also the preferred growth direction). Each atom is single-bonded to the neighbouring ones.
Due to the difference in the electronegativity between nitrogen and the group III atoms and
the fact that the crystal structure does not possess inversion symmetry, a dipole arises in the
basic cell. Consequently, group III-V nitrides exhibit strong internal polarization fields. The
material polarization can be divided into spontaneous polarization
−→
P Sp and piezoelectric
polarization
−→
P Pz, in which the latter depends on the strain state of the cell. This leads to
the total polarization in the material to be [16]:
−→
P Total =
−→
P Sp +
−→
P Pz (2.1)
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Figure 2.1: Crystal structure of group III-N, grey spheres indicate the nitrogen atoms while
green spheres indicate the group III atoms [14].
The spontaneous polarization and piezoelectric constants of the ternary compounds (e.g.
AlGaN, AlInN or InGaN) have been determined by linear interpolation of the physical prop-
erties of the relevant binary materials, which has been referred to as Vegard’s law [17].
However, comparisons of the theoretical predictions based on these calculations with exper-
imental results have revealed a significant discrepancy. Non-linear interpolations have since
been adopted to predict the ternary and quaternary material properties [16, 18].
2.1.2 Polarization and the source of the 2DEG
Due to the difference in the band gap between AlGaN and GaN, a heterostructure with a
band discontinuity is formed when these materials are pseudomorphically grown on top of
each other. Figure 2.2 illustrates the polarization charge distribution of an AlGaN/GaN
heterojunction. Due to the lattice constant mismatch between AlGaN and GaN, AlGaN
is grown tensile-strained on GaN. This leads to a piezoelectric component contributing to
the total polarization charge as illustrated in the figure. At the interface, the difference in
polarization charge will lead to a positive net charge:
∆Pnet = PSp,AlGaN + PPz,AlGaN − PSp,GaN (2.2)
By solving Gauss’s equation at the interfaces and applying Kirchhoff’s voltage law along the
conduction band in figure 2.2, a closed-form expression for carrier the concentration in GaN
can be formulated as [19, 20]:
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Figure 2.2: (left) Schematic showing polarization charge distribution in an AlGaN/GaN
heterointerface (right) Resulting band structure showing accumulation of electrons at the
AlGaN/GaN interface.
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ns =
σAlGaN/GaN
q
− (
ǫ0ǫAlGaN
dAlGaNq2
)(qφb + Ef −∆EC) (2.3)
In which, σAlGaN/GaN is the total bound sheet charge
1, ǫAlGaN is the dielectric constant of
AlGaN, dAlGaN is the thickness of the AlGaN layer, Ef is the Fermi level with respect to the
GaN conduction band edge at the AlGaN/GaN interface and φb is the surface barrier height.
The equation points out that the net positive interface charge will lead to the accumulation
of electrons at the AlGaN/GaN interface forming a two-dimensional electron gas or 2DEG.
The second part of the equation shows the dependency of the 2DEG density on the AlGaN
barrier thickness and the surface barrier φb
The summation of the polarization charge over the whole structure (not only at the
AlGaN/GaN interface) will always lead zero net charge as polarization dipoles are in essence
charge-neutral. The accumulation of free carriers at the AlGaN/GaN interface without an
extra source of free carriers is electrostatically impossible2. Ibbetson et al. [22] proposed a
surface state based model in which the electrons in the 2DEG originate from donor traps
located at the AlGaN surface. With this assumption, the surface potential of the AlGaN
barrier is pinned at the energetic level of these surface traps. The pinning of the AlGaN
barrier surface potential leads to a variation of the internal field in the AlGaN with varying
AlGaN thickness. This effect can be seen in figure 2.3a, in which simulated conduction band
diagrams of the AlGaN/GaN heterojunction for different AlGaN (with 24% Aluminium
content) thicknesses are depicted.
The simulated conduction band diagrams show the effect of the AlGaN barrier thickness
on the accumulation of carriers in the triangular quantum well3. For extremely thin barriers
(in this case 2nm) owing to the fixed surface potential at 1.65 eV , no electron accumulation is
possible. By gradually increasing the AlGaN thickness (14nm), the conduction band of the
quantum well shifts below the Fermi level and electrons populate the triangular quantum
well. Increasing the barrier thickness even further leads to an insignificant shift of the
quantum well energetic position and the difference in the thickness is compensated through
a weaker field in the AlGaN barrier. This would not be possible without Fermi level pinning
on the surface. Carrier concentration in the 2DEG and the electric field in the AlGaN layer
are simulated for different AlGaN barrier thicknesses, with the results illustrated in figure
1equal to the polarization charge difference in equation 2.2
2If one assumes that the GaN buffer in this equation is assumed to be infinitely thick a two-dimensional
hole gas at the base of the GaN buffer can be disregarded.
3one-dimensional self-consistent simulations were performed along the AlGaN/GaN structure using G.
Snider’s simulation tool [23].
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Figure 2.3: (a) Band diagrams for various AlGaN barrier thicknesses. (b) Carrier concen-
tration (black) and AlGaN internal field (red) versus AlGaN barrier thickness. Saturation
of the electron density in the 2DEG is accompanied with flattening of the electric field in
the AlGaN barrier. The grey shaded area denotes the critical layer thickness at which the
AlGaN barrier starts to mechanically relax [21].
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2.3b. The simulation points out to a minimum barrier thickness, from which the electrons
start to populate the quantum well. Increasing the barrier thickness even further, will lead
to saturation of the carrier density due to the flattening of the electric field in the AlGaN
barrier. These simple simulations only hold if the polarization properties of the AlGaN
remain unchanged, this is only satisfied if the AlGaN barrier is grown pseudomorphically
strained. By surpassing the critical layer thickness (≈ 35nm for 24% Al), relaxation in the
AlGaN will take place yielding different PPz and therefore lower carrier concentration [21].
2.1.3 Surface states and the need for passivation
The surface potential in the previous simulations was kept constant at 1.65 eV [24, 25]. As
seen from equ. 2.3, the surface potential barrier φb affects the carrier concentration in the
channel. The surface donors are responsible for pinning the surface potential at a certain
value. Changes of the surface potential due to processing or fabrication will be projected
on the 2DEG density and consequently on the device output current. This makes device
surface passivation a very important step to ensure device stability during processing as
well as operation. More on surface passivation and its effect on the device performance and
operation will be discussed in chapter 6.
Figure 2.4 depicts a standard lateral AlGaN/GaN HFET used throughout this work.
The schematic illustrates the two ohmic contacts (source and drain) and the gate contact.
The device possesses an asymmetrical geometry with the gate-source separation significantly
shorter than the gate-drain separation. This allows for applying higher drain-source voltages
for high-voltage operation. The figure also shows the passivation layer covering the access
region between the gate, the source and the drain.
2.2 MOCVD of GaN-on-Si HFETs
The last section has discussed briefly the material properties and heterojunction character-
istics of the lateral AlGaN/GaN HFET. In this section, an overview of the epitaxial growth
process will be given to help understanding the basic building blocks of the GaN-on-Si epi-
taxial stack used throughout this work.
The availability of large-diameter silicon wafers, with GaN being successfully grown on
200mm Si-wafers [26, 27], serves as a cost-effective solution when compared to other sub-
strates such as sapphire, silicon carbide or even GaN. Due to a different crystal structure,
the large lattice and thermal mismatch between GaN and silicon result in a challenging
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Figure 2.4: Schematic of a standard AlGaN/GaN HFET with passivation layer and source,
drain and gate contacts.
growth process. This leads to significant focus on strain engineering to achieve higher mate-
rial quality on one side, and low bow and warpage [28] on the other side for CMOS process
line compatibility. The standard epitaxial stack is depicted in figure 2.5. The GaN epitaxial
stack on silicon can be divided into strain relief buffer, GaN buffer and active layers.
2.2.1 Silicon substrate
In this work, GaN is grown on Si (111) crystal orientation [29, 30]. By choosing silicon wafers
with thicknesses higher than that of the SEMI standard [31], wafers with larger radii are less
prone to deformation at the high growth temperatures required for GaN [32]. Substrates
used throughout this work were highly boron-doped substrates, with substrate resistivity
ranging typically from 0.01− 20Ωcm. The growth process normally starts with the removal
of the native substrate oxide in a high temperature desorption step under hydrogen ambient
[33].
12 Fundamentals
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Figure 2.5: Schematic showing standard epitaxial stack of GaN-on-Si.
2.2.2 AlN nucleation
Ishikawa et al. [34] have shown that when starting with GaN growth directly on silicon, high
surface roughness was observed. Additionally, hollows were observed in the silicon substrate
which were attributed to melt-back etching effects. Ga-Si eutectic droplets were observed on
the silicon surface which were confirmed by energy-dispersive X-ray (EDX) measurements.
To circumvent this problem, low-temperature (normally between 850 ◦C and 950 ◦C) AlN
nucleation layers are grown. These few nanometres (normally between 20nm to 50nm) serve
as starting layer for the whole structure. Extensive studies have been made on the structure
and chemistry of AlN/Si interfaces [35, 36], but so far the electrical properties of this interface
have been mostly overlooked. The optimization of the AlN nucleation was oriented towards
achieving GaN with higher epitaxial quality. The importance of the electrical behaviour
of the AlN/Si interface was first indicated by Rajagopal et al. [37] when the effect of the
nucleation growth parameters were linked to the increase in RF transmission loss in GaN
grown on semi-insulating silicon substrates. Later, few reports such as in Umeda et al. [38]
have pointed out to the electrical importance of the AlN/substrate interface and its role in
enhancing the blocking voltage capability of the transistor. In this work, we show —through
specially grown AlN/Silicon nucleation samples —that the AlN nucleation layer plays an
important role in the blocking properties of the AlGaN/GaN HFETs. The influence of the
nucleation layer on the electrical properties of GaN-on-Si will be studied in detail in chapters
3 and 4.
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2.2.3 Strain relief buffer
High-voltage operation of GaN-based devices requires thick electrically-isolating epitaxial
structures. Due to the lattice and thermal mismatch between GaN and silicon, high tensile
strain can accumulate during epitaxial growth and the thermal cool-down process4. This
hinders the growth of crack-free high quality epitaxial films. To accommodate this, a strain
relief buffer is grown to compensate for both thermal and lattice mismatches [39]. This
buffer starts with a high temperature AlN (HT − AlN) buffer followed by a step-graded
AlGaN buffer. The purpose of the step-graded AlGaN buffer is to compensate for the
aforementioned thermal mismatch between the GaN and the silicon substrate. During the
post-growth cool-down process, stress management of the strain relief buffer is an important
issue when designing these layers as it affects the resulting wafer form. On one hand, bow-
free wafers during growth can yield severely concave bow after the cool-down process. On the
other hand, overcompensating with extremely convex wafers may lead to plastic deformation
of the substrate [32]. This shows the complexity of the design involved in the strain relief
buffer which have to be optimized for both the material quality (which is important for
the device characteristics) as well as the wafer bow control (which is detrimental for wafer
processing) [40, 41].
Another approach is the use of superlattice strain relief layers instead of a step-graded
AlGaN buffer, this is achieved through growing thin (ideally between 5 and 20nm) AlN/GaN
pairs and repeating this process for a thickness of several micro-meters [41, 42, 43, 44, 45].
With this method thicker strain relief layers can be grown and the thermal stress can be
better controlled.
2.2.4 GaN buffer
Together with the strain relief buffer, the GaN buffer is responsible for the high voltage
capability of the device. After pinching off the 2DEG, the applied bias drops mainly over
the GaN buffer. Therefore, it is of utmost importance to realize extremely isolating or
highly-resistive GaN buffers. This can be achieved through counter-compensation of the
background n-doping using carbon which will be discussed in detail in chapter 5. However,
counter compensation using carbon leads to various disadvantages [46, 47, 48]. The main
disadvantage of carbon counter compensation is the deterioration of the material quality
of the GaN buffer. This leads to higher density of dislocations and defects, which will in
turn affect the device performance and lifetime. The second disadvantage are the dynamic
4Strain values of up to 1GPa have been reported [29].
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properties. Carbon counter compensation leads to formation of deep acceptors in the buffer.
These acceptors will act as trap centres for the electrons of the 2DEG leading to conduction
losses and current collapse and consequently power loss during operation [49, 50]. More on
the effect of carbon-related trapping in the buffer will be discussed in detail in chapters 8
and 9.
2.2.5 Active device
The active device includes the GaN channel, the AlN spacer and the AlGaN barrier. To
allow for high carrier mobility, high-quality GaN and low dislocation density and ionized
impurity are necessary in the channel. The AlGaN barrier delivers the band discontinuity
and the polarization difference needed for the formation of the 2DEG as mentioned before
in section 2.1. The insertion of the AlN spacer serves as an extra energetic barrier to reduce
alloy scattering [51, 52, 53] and provides a deeper quantum well for the 2DEG. This alloy
scattering mechanism presents a strong limitation to the carrier mobility at high carrier
concentrations and hence to the on-resistance of the device [54].
2.3 Transistor properties for efficient power conversion
In this part, the required transistor properties for an efficient power conversion are discussed.
Due to the high voltage operation, good isolation and blocking properties are required from
high-power transistors. Additionally, conduction losses in the transistor during on-cycles are
the main cause of efficiency drop in DC/DC converters. This implies that a transistor with a
high blocking voltage and low losses is optimal for high-power switching applications (switch-
ing losses are omitted in this case due to the low switching frequency of power converters
normally below 10MHz).
The trade-off between blocking voltage and conduction losses can be expressed according
to [56, 57, 58, 59] for vertical devices as :
Ron · AV =
4 · V 2Br
ǫoǫrµnξ3Crit.
(2.4)
and for lateral devices such as lateral MOSFETs and HFETs as:
Ron · AL =
RSheet · V
2
Br
ζ2 · ξ2Crit.
(2.5)
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Figure 2.6: Area-specific on-resistance versus breakdown voltage for vertical silicon, vertical
and lateral GaN devices. Different ζ factors were calculated for lateral GaN devices with
realistic values lying in the range of 0.5 [55]
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Here, Ron · A is the area specific on-resistance
5, VBr is the breakdown voltage, ǫoǫr is the
material permittivity, µn is the electron mobility, ξCrit. is the critical field strength, RSheet is
the conductive channel sheet resistance and ζ is the effective lowering factor of the critical
electric field due to surface-related field spikes [57]. Figure 2.6 depicts the calculated on-
resistance versus breakdown voltages for vertical silicon, lateral and vertical GaN devices.
The figure highlights the advantage of GaN over the conventional Si devices, also shown are
influences of the surface-related effects on lateral devices with Ron exceeding that of vertical
GaN devices for lower values of ζ for the same breakdown voltage. In that sense, a good
control of surface fields (with the use of surface field plates or super-junctions) should give
lateral GaN devices a clear advantage over vertical ones [60, 61, 62, 63].
2.4 Capture and emission dynamics of traps
The band structure of an ideal crystal contains valence and conduction bands separated by a
band gap where no energetic states present. If the order of this ideal crystal is altered through
introducing foreign atoms, crystal defects or even abrupt change in the crystal boundaries,
discrete energy levels are introduced in the band gap. These discrete levels are regarded
as generation/recombination centres for charge carriers, or simply, traps. Introduction of
foreign atoms or defects can be caused intentionally or unintentionally during the growth
process. An example for intentional introduction would be the incorporation carbon atoms
to the GaN buffer to raise its resistivity. In this case one speaks of bulk traps. Abrupt
changes in the crystal boundaries can be seen at heterojunction interfaces or at the material
surface, these can lead to the formation of said discrete levels. In this case, one talks about
interface traps.
Traps in the AlGaN/GaN devices can occur in different positions: (i) at the AlGaN
barrier/passivation interface which were already discussed earlier as the surface traps. (ii)
At the AlGaN/GaN interface between the barrier and the channel or (iii) in the GaN buffer
and the underlying strain relief layers. The occupancy state of all of these traps (either
empty or full) can influence the device performance. The occupancy of traps are governed
by capture and emission processes of charge carriers to and from the traps. In the next few
lines, the fundamentals of capture and emission processes from traps will be discussed.
Traps can be divided into two categories, donor-like traps and acceptor-like traps. This
analogy makes it easier and simpler when tracking the trapping dynamics of these energetic
5with AV is the area of the vertical device and AL is the area of the lateral device.
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states. A donor-like trap6 is a trap that lies deep enough not to be thermally ionized at
room temperature (trap level > 0.025 eV from the conduction). This trap is neutral when
unoccupied and carries a positive charge when capturing a hole. Similarly, an acceptor-like
trap7 is a trap that lies deep enough not be be thermally ionized at room temperature (trap
level > 0.025 eV from the valence band). This trap is neutral when un-occupied and carries
a negative charge when capturing an electron. In this work, traps (donor and acceptor traps)
are assumed to be always neutral when un-occupied for consistency reasons8. This will be
of great importance when discussing buffer compensation in chapter 5.
A capture process for an electron into an acceptor trap can be described by:
τcapture =
1
σnυth,nn
(2.6)
Here, τcapture is the capture process time constant, σn is the trap capture cross-section for
electron, υn is the thermal velocity of electrons and n is the electron carrier concentration
in the vicinity of the trap. According to equation 2.6, if one assumes the thermal velocity
of an electron ≈ 107 cm/s and a capture cross section of 10−15 cm2, a capture time constant
of 1ms is achieved for 1011 cm−3 free electrons. A capture time constant of 1ms can be
considered to be significantly large. However, this capture time constant is only regarded
for a zero electric field case. Internal or externally-applied electric fields can alter the cross
section of traps significantly [64, 65]. The last factor affecting the capture time constant
is the free carrier density which can be significantly affected by the material’s resistivity.
Wide band gap materials such as GaN, posses extremely low densities of thermally activated
carriers. This can lead to long capture time constants in the absence of externally injected
free carriers.
Once the electron is captured, the emission process time constant to the valence band
can be described as :
τemission =
expET−EV
kbT
σpυth,pNV
(2.7)
Here, ET − EV is the energy difference from the trap level to the valence band and NV is
the density of states in the valence band. According to this equation, the emission process
is dependent on the energetic position of the trap. The deeper the trap is, the longer the
6referred to in text as donor trap from now onwards
7referred to in text as acceptor trap from now onwards
8Traps occupancy charge can be arbitrarily defined depending on the minority carrier type (whether
electrons or holes) observed. For example, a donor trap can be seen as positively charged when un-occupied
and neutral when capturing an electron.
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emission time constant. It has to be noted that equation 2.7 describes the emission time
constant with the absence of applied electric field, i.e. for a flat band condition.
2.5 DC versus dynamic characterization
Dynamic characterization of AlGaN/GaN HFETs is important for qualification of the tran-
sistor under pulsed operation. The measurement of dynamic output characteristics is the
simplest and most straightforward method to characterize the dynamic properties. Contrary
to standard DC output measurements, dynamic output characteristics are based on pulsing
the transistor between quiescent point and the measurement point with [66, 67]. Depending
on the choice of the quiescent point certain physical properties can be investigated. Figure
2.7 illustrates different dynamic output measurements. During dynamic output, transistors
are normally held longer at the quiescent point than at the measurement point. Duty cycles
are normally chosen in the order of 0.1%.
Self-heating effects in AlGaN/GaN HFETs lead to current loss in saturation regime [68,
69]. The increase in the device’s operating temperature leads to degradation of the transport
properties in the 2DEG leading to decrease in channel conductivity. The top left schematic
in figure 2.7 illustrates the isothermal dynamic measurements. By choosing the quiescent
point to be (VGS = 0, VDS = 0), the transistors resides in an idle state between measurement
pulses leading to a constant device temperature during the course of the measurement. In
this measurement the maximum output current can be observed.
Charge trapping can be also analysed through the choice of proper quiescent point.
During a gate stress measurement (top right schematic), the quiescent bias is chosen to be
(VTH , 0). This allows to investigate the traps near the gate edges and directly below the metal
contact of the gate. By applying an additional drain-source voltage to the quiescent bias,
gate/drain stress effect is investigated (bottom left schematic). This allows monitoring the
traps residing in the gate-drain accesses region. Finally, to deliberately investigate the effect
of thermal stress on the devices performance, a quiescent point is chosen where considerable
amount of current flows during the quiescent time. This is achieved by choosing the quiescent
bias at (0, VDS). Thermal investigation lies outside of the scope of this work and hence the
focus will be on the first three configurations.
In the analysis presented earlier in section 2.3, the conduction losses (presented in the
form of the on-resistance Ron.A) has been viewed only as an intrinsic limitation governing
the device conductivity. In which free carrier density and carrier mobility are the main
factors contributing to the device conductivity. In reality, during the DC power conversion
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Figure 2.7: Schematic diagram highlighting dynamic output characteristics. (top left)
Isothermal dynamic for temperature-independent measurements. (top right) Gate stress
measurements. (bottom left) Gate/Drain stress measurements. (bottom right) Thermal
stress.
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Figure 2.8: TCAD-simulated output current for a switched transistor for a trap-free case
(black line) and a trapping density of 5×1017 cm−3 (red line). The transistor was constantly
switched between the deep pinch-off and on-state with a duty cycle of 0.1%.
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process, the transistor is continuously pulsed between two states. During the the off-state
the transistor is driven into deep pinch-off regime where high drain-source bias is applied on
a pinched-off channel.
In an ideal trap-free AlGaN/Ga HFET, the pulsed on-resistance does not differ from the
static one. However in real devices, Ron degradation due to dynamic operation plays an
important role in decreasing the efficiency of DC power converters [70, 71, 72]. Traps in
the bulk or on the surface of the transistor represent energetic states capable of capturing
carriers from the 2DEG. Albeit the trapping process being a fast transient process as seen
from equ. 2.6, the emission process, on the other side, is a slow process normally lasting
longer than the switching pulse duration (later in this work will be shown that it can last
up to 100 s). This causes loss in the free carrier density in the 2DEG leading to an increase
in the device’s on-resistance. In this case one talks about dynamic transistor losses.
As a simple indication of how strong the dynamic dispersion of Ron can be, figure 2.8
depicts Sentaurus TCAD-simulated [73] output current for a pulsed transistor for an ideal
trap-free semiconductor and for the case of 5 × 1017 cm−3 acceptor traps found in the GaN
buffer. The increase in the dynamic on-resistance can be attributed to trapped electrons
which are not re-emitted during the switching cycle. As the simulation predicts, a 7-fold
increase in the on-resistance can be caused by electron trapping in the device during switch-
ing. This poses a serious limitation on the device performance, as current loss or increase in
the on-resistance due to dynamic trapping/de-trapping effects may lead to more power loss
and hence affect the converter’s efficiency.
2.6 GaN devices: potential and shortcomings
In view of what was discussed in this chapter and in order to bring GaN power devices
in competition with silicon power MOSFETs, certain transistor properties have to be opti-
mized. These properties are high-voltage blocking capabilities and conduction losses. In the
following chapters, the main reasons limiting the blocking capabilities, in other words, the
sources of leakage current in GaN-based transistors will be discussed in detail.
As for conduction losses, optimization of the channel mobility or carrier concentration
can lead to better transport properties in the GaN channel yielding lower conduction losses.
This can be achieved through barrier design which can involve other barrier material or even
more complex active device designs such as multi-channel HFETs [74, 75]. Though such
approaches will enhance the DC characteristics of the GaN HFETs, the dynamic operation
is still hampered with strong conductance losses due to surface and buffer-induced effects. In
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this work, it will be shown that the dynamic performance of the AlGaN/GaN transistors is
far more critical to the conduction losses. In the second part of this work, a detailed analysis
of the dynamic properties of the AlGaN/GaN transistors will be conducted with extra weight
laid on the dynamic buffer properties to help push the material to its theoretical limit.
Chapter 3
Off-state leakage currents in
GaN-on-Si transistors
As expressed in chapter 1, transistor performance is critical for efficient DC/DC conversion
modules. Figure 3.1 depicts output characteristics of a standard AlGaN/GaN HFET. The
figure highlights the on-state (current-driving state) and the off-state (the voltage-blocking
state). To achieve high DC/DC conversion ratios, the transistor has to be driven towards
larger operating VDS during the off-state. In order to achieve this, two challenges have to
be tackled. First, the off-state leakage current has to be suppressed. This allows for lower
power loss during the off-state. Furthermore, the onset of the device breakdown has to be
pushed towards higher voltages. Both of these requirements need good understanding of the
device physics under high-voltage operation. In the next few sections, the sources of leakage
current in GaN-on-Si devices will be explored highlighting the most detrimental ones to the
overall blocking capabilities.
3.1 Current transport in highly resistive semiconduc-
tors
When talking about leakage currents, one refers to unwanted carrier transport in pinched-
off devices. Translating this to the device operating point means applying high drain-source
voltage (VDS) whilst biasing the gate at or below threshold voltage. This depletes the 2DEG
forcing the currents to flow in the highly resistive regions between the drain, gate and source.
Several mechanisms of current transport in solids have been studied over the years. In the
following, those most likely to take place in this material system are discussed.
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Figure 3.1: Output characteristics of a standard lateral AlGaN/GaN HFET showing on- and
off-state. The figure highlights the two extreme operation points indicating the maximum
output current and the maximum operation voltage.
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3.1.1 Space-charge-limited current
On the contrary to simple drift current (homogeneous free carrier distribution), space-charge-
limited current (SCLC) originates from inhomogeneous carrier injection into the semicon-
ductor while applying a field to move the electrons through the structure [76]. For SCLC
to be observed, the ohmic conductivity has to be minimal. In other words, the electrical
relaxation time ρǫ of the semiconductor has to be large compared to the transit time, tr,
of the injected carriers through the crystal [77]. In this case, the SCLC can be expressed
according to the Mott-Gurney law [78] as:
JSCLC =
9
8
ǫµL
V 2
L3
(3.1)
where ǫ is the material permittivity, µL is the effective mobility and L is the space charge
region length. It has to be noted that this SCLC model is not taking into account any
trapping/de-trapping effects for simplicity reasons. As seen from equation 3.1, the SCLC
will have a quadratic behaviour with the applied voltage over the structure, and scales to
the one third power of the length.
In the case of a semiconductor with traps, the behaviour of the current conduction be-
comes different. Lampert [76] described the current conduction in this case as a combination
of ohmic-conduction and SCLC. Figure 3.2a depicts the proposed I-V behaviour of Lam-
pert’s theory. At lower bias, the current conduction is predominantly governed by simple
ohmic conduction. At the bias at which all traps are filled, an almost asymptotic increase in
the current is observed, this point is defined as the trap-filling voltage (VTFL). Beyond the
VTFL, the current conduction follows the Mott-Gurney SCLC.
3.1.2 Poole-Frenkel conduction
Poole-Frenkel conduction takes place due to the lowering of a Coulombic potential barrier
around a charged trap when it interacts with an electric field. A schematic of the Poole-
Frenkel mechanism is shown in figure 3.2b. The Poole-Frenkel effect is similar to the more-
known Schottky effect, which is the attenuation of a metal/insulator barrier arising from
electrode image force interaction with the field at the metal/insulator interface. Poole-
Frenkel conduction can be described as [79]:
JPF = Aξexp(
q
kbT
√
qξ
πǫ
) (3.2)
where A = qntµexp(−q
φB
kbT
) (3.3)
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Figure 3.2: (a) Proposed conduction mechanisms in a semiconductor with large trap density
by Lampert [76]. Conduction starts with normal ohmic conduction up to a trap filling
voltage. Afterwards the conduction shifts to SCLC. (b) Schematic figure showing Poole-
Frenkel emission from a trap.
Here, kb is the Boltzmann constant, T is the ambient temperature, q is the elementary charge,
ξ is the effective field averaged over the whole structure, µ is the effective mobility, nt is the
total trap density and φb is the effective trap depth.
3.2 Sources of leakage currents in GaN HFETs
In the off-state regime, leakage currents can be divided into three categories: Gate leakage as
well as lateral and vertical buffer leakage currents. Figure 3.3 depicts schematics showing the
three categories of leakage current. Gate current as illustrated in figure 3.3a is composed of
three components; (i) leakage current at the barrier/passivation interface, (ii) bulk current
in the AlGaN barrier and (iii) bulk current of the SiN passivation. Figure 3.3b and 3.3c
summarize the leakage current flowing through the GaN buffer and/or the underlying strain
relief layers. In the case of lateral buffer leakage, carrier transport takes place across the
pinched-off channel or the underlying GaN buffer. Finally, vertical leakage current flows
from the metal contact to a grounded silicon substrate. Grounding of the silicon substrate
is an important aspect for device monolithic integration [80, 81, 82] and for prevention of
ground crosstalk and ground bounce [83, 84]. In this scenario, current is injected from the
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Figure 3.3: (a) Schematic showing gate leakage current paths from the drain contact. (b)
Schematic for lateral buffer leakage current. (c) Schematic illustrating vertical buffer leakage
current
drain contact to the silicon substrate limited by the vertical resistivity of the epitaxial stack.
The main contributor to the total leakage current in a device depends on which of these
three categories offers the least resistive path. To be able to drive the transistor at higher
voltages in the off-state, all of these leakage mechanisms have to be suppressed.
3.3 Gate leakage current
Through optimization of the SiN passivation and addition of a gate dielectric (e.g. ALD-
based AlOx) gate leakage currents can be significantly suppressed. Detailed analysis of these
processes and their optimization schemes are beyond the scope of this work and can be
referred to in the work of Mr. Veliz [85], Mr. Kang [86] and Mr. Sinning [87].
3.4 Buffer leakage current measurement techniques
Device optimization –such as adding a gate oxide –can yield enhancement of the breakdown
voltage due to suppression of the gate leakage current. To effectively improve the blocking
capabilities of the GaN-based devices, factors affecting the buffer leakage have to be under-
stood. Leakage mechanisms in the buffer can be categorized into two categories. The first is
localized leakage. This arises from structural defects, dislocations in the buffer [43, 88, 89],
or process-created defects such as annealed ohmic contacts [90, 91]. The second category
deals with buffer current due to un-intentional background doping or current injection due
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to high electric fields [92, 93]. In this section, the focus will be made on the latter category.
As illustrated in figure 3.3c and 3.3b, buffer leakage current can be divided into lateral and
vertical. The direction of the current flow does not only depend on the material properties,
but also, on the device geometry as it will be discussed later on in this chapter. Since the
discussion in this part is only concerned with the buffer leakage currents, the AlGaN barrier
and the 2DEG do not play a significant role here. For that reason, all measurements to be
performed from now on in this chapter are conducted on mesa isolation structures. In these
structures, the epitaxial structure is etched down to the GaN buffer and thus removing the
AlGaN barrier and any effects of the 2DEG.
Before analysing the buffer leakage current, few measurement techniques and standards
have to be explained. Three buffer leakage measurement technique will be considered in these
sections, (i) the mesa isolation measurement of a floating substrate for the analysis of the pure
lateral buffer current, (ii) determination of the vertical leakage of a grounded substrate for
the analysis of the vertical buffer current and finally, (iii) the separation-dependent leakage
measurement which combines both of the buffer current components together.
3.4.1 Mesa isolation measurement
As stated earlier, all buffer leakage measurements are based on a structure in which the active
device is etched down to the GaN channel. This eliminates current conduction through the
2DEG and any of the stated gate leakage mechanisms. The mesa isolation measurement
is a standard I-V measurement between two ohmic contacts during which lateral current is
recorded for a floating silicon substrate. Figure 3.4a depicts the measurement configuration
for mesa isolation. The mesa voltage in this case is swept until current compliance (in this
work 1mA/mm).
3.4.2 Vertical isolation measurement
In this measurement technique, vertical current is measured between an ohmic contact and a
grounded silicon substrate. The buffer current can be recorded for a positively or a negatively
swept vertical bias1. The resulting current is then normalized to the ohmic contact surface
area for obtaining the vertical current density. The measurement is performed until current
compliance which is chosen to be 1A/cm2 in this work. Figure 3.4b depicts the vertical
isolation measurement configuration.
1Known as polarity-dependent vertical leakage measurement
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Figure 3.4: (a) Schematic diagram of mesa isolation measurement configuration. (b)
Schematic diagram of vertical isolation measurement configuration.
3.4.3 Separation-dependent leakage measurement
This measurement technique combines the two previously explained techniques. The aim of
this measurement is to monitor both lateral and vertical buffer leakages and to pinpoint which
of them is the dominant component in the total buffer leakage current. The measurement
configuration is depicted in figure 3.5. The buffer current is recorded while sweeping voltage
across two ohmic contacts, for a grounded silicon substrate. The arrows in the figure show
the possible directions of the current flow. By varying the separation between two ohmic
contacts, the contribution of the lateral and vertical components to the buffer current can
be influenced.
It is worth noting that the current density for the lateral leakage current is normalized
on the contact width (always given in units of mA/mm), while for the vertical current the
current density is normalized over the contact area (given in units of A/cm2). For the
separation-dependent leakage measurement both of these current criteria have to be met for
the same current level. This can be achieved through the right choice of the contact length
and width.
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Figure 3.5: (a) Schematic showing typical buffer breakdown measurement setup with
grounded silicon substrate. Black arrows illustrate lateral leakage current path, while red
arrows display vertical leakage current path. (b) Schematic showing lateral mesa separations
for breakdown measurements available on the used mask set.
3.5 Lateral and vertical buffer currents
3.5.1 Lateral buffer leakage
This type of leakage current can be measured using a standard mesa structure, with a floating
silicon substrate (mesa isolation measurement depicted in figure 3.4a). This ensures a pure
lateral current flow without any vertical current to the substrate. Figure 3.6 displays a
double logarithm plot for mesa separation of 4µm. The plot reveals an ohmic behaviour at
lower bias (I ∝ V ) followed by a sharp increase in the mesa current known as the trap filling
voltage VTrapfilling. After the VTFL, the current follows a quadratic relation at higher mesa
bias (I ∝ V 2), an indication of a SCLC [78, 76, 92, 94]. Ideally, this mechanism is repeated
depending on the various positions of the trap levels found in the semiconductor band gap.
The measurements indicates that until the first trap filling voltage instance is reached, a
simple ohmic transport of free carriers will take place. After the trap filling voltage, the
excess injected carriers density will be higher than the intrinsically available free carrier
density and hence SCLC is observed. The trap-filling step re-occurs at higher bias giving
way for another SCLC afterwards. The second SCLC current is not observed as physical
breakdown of the ohmic contacts occurs at the second VTrapfilling
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Figure 3.6: Double logarithmic plot of I-V mesa isolation between two ohmic contacts. Plot
shows SCLC mechanisms taking place after the trap filling voltage
3.5.2 Vertical buffer leakage
Improving the vertical blocking voltage of GaN-on-Si devices can be achieved through in-
creasing the the total epitaxial thickness [42, 43, 44]. This is realized through growing thicker
strain-relief layers or thicker GaN buffers. In this section, the effect of the strain relief layer
thickness on the vertical breakdown voltage is discussed. Three samples have been grown
on Si (111) substrates in which the HT-AlN2 thickness was varied from 430nm to 1430nm
( epitaxial structure is shown in figure 3.7a).
Polarity-dependent vertical leakage measurements were performed on all samples record-
ing the breakdown voltage for both positive as well as negative biases (breakdown voltage
was determined at a vertical current density of 1A/cm2, normalized to the contact area).
By changing the polarity of the applied vertical bias, carriers (electrons or holes) can be
injected either from the top ohmic contact or the silicon substrate. By analysing the vertical
leakage current for both vertical polarities, the main carrier transport mechanisms across
the buffer can be found. Figure 3.7b shows positive and negative vertical breakdown voltage
for different HT-AlN thicknesses. On one hand, a clear dependency of the negative break-
2see subsection 2.2.3
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Figure 3.7: (a) Schematic showing epitaxial structure investigating the effect of HT-AlN
on the vertical blocking voltage. (b) Polarity-dependent vertical breakdown voltages for
different HT-AlN buffer thicknesses results taken from a statistical set of 10 measurements.
Inset shows polarity dependent vertical I-V characteristics.
down voltage with the HT-AlN thickness yielding a critical field strength of 4MV/cm. On
the other hand, the positive breakdown voltage showed almost no dependency on the AlN
thickness.
Inset of Figure 3.7b illustrates an asymmetric current-voltage behaviour for the vertical
buffer leakage current. This indicates two different mechanisms governing the positive and
the negative bias vertical transport. A deeper analysis of the leakage behaviour was carried
out, with the results shown here in figure 3.8. The quadratic dependence of current and
voltage in the negative bias yielded a recognizable SCLC [76, 94]. This is confirmed further
by the scaling of the SCLC with the inverse cube of the AlN thickness shown in the inset
of figure 3.8b.
Since the breakdown voltage in the negative regime scales with the AlN thickness, it can
be assumed the SCLC observed here is due to carrier injection across the HT-AlN layer
when applying sufficient negative bias. In this case, the AlN layer is acting as a current
limiter for the injected carriers from the ohmic contact.
As for the positive vertical bias, the dependence of the current density on the square
root of the electric field indicates a Poole-Frenkel transport. Poole-Frenkel transport occurs
due to charge carriers being transported through a barrier with the aid of intermediate trap
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Figure 3.9: (a) Temperature dependent current density versus the square root of the electric
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Extraction of Poole-Frenkel emission barrier.
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states. To extract the Poole-Frenkel emission barrier, temperature-dependent vertical leakage
measurements were performed. Figure 3.9a displays a Poole-Frenkel plot from 300K to
423K. The emission barrier is extracted from the y-axis intercepts for different temperatures
yielding a 0.68 eV barrier height (depicted in figure 3.9b).
So far, the source of the injected carrier remains unknown. At a high positive bias on
the top contact, electrons being injected from the silicon substrate get accelerated towards
top ohmic contacts. These electrons -if existent- will serve as the source of vertical current.
To validate the possibility of this mechanism, Sentaurus TCAD was used to simulate band
diagrams of the epitaxial structure. The simulated structure was constructed according
to the epitaxial structure in figure 3.7a. To model the un-intentional background doping,
1 × 1017 cm−3 shallow donors were placed in the HT-AlN layer and 1 × 1015 cm−3 shallow
donors were placed in the AlGaN and the GaN buffer3. To simplify the simulation, a top
metal contact was placed above a thin highly doped GaN region to reproduce the ohmic
contact behaviour.
Figure 3.10a displays the band structure at thermodynamic equilibrium. The origin of
the injected electrons can be explained by examining the AlN/silicon interface. The band
discontinuity at the AlN/silicon interface forms of a quantum well. The electron density
populating this well depends on the vertical bias applied. Figure 3.10b shows simulated
electron density at the AlN/Silicon interface for different vertical biases. By increasing the
applied vertical bias, the density of electrons at the interface increases significantly, leading
to higher injected current from the silicon substrate.
This accumulation of minority carriers (electrons in p-doped silicon) at the AlN/silicon
interface resembles the formation of an inversion channel in silicon-based MOSFETs. Vertical
I-V was also simulated by incorporating Poole-Frenkel mechanism at the AlN/Si interface.
Figure 3.11 displays simulated and measured vertical leakage for the epitaxial structure
shown in figure 3.7a (for a 1µm thick HT-AlN layer). The simulation predicts with great
accuracy the onset of breakdown. Combined with the carrier density simulation seen in
figure 3.10b, it can be concluded that the main contributor for vertical leakage current in
the positive regime is inversion electrons injected from the silicon substrate.
By fully compensating the the AlN/Si interface with negative fixed charge, the formation
of the inversion channel would be greatly hindered, and consequently, the vertical leakage
would be suppressed. Vertical leakage current was simulated for two structures with 1.5µm
and 2µm strain relief buffer thicknesses, respectively. For the 2µm structure an extra
3Shallow traps were placed 0.1 eV below the conduction band with trap densities obtained from SIMS
measurements
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Figure 3.10: (a) Simulated band diagram at thermodynamic equilibrium. The simulation
shows how the electrons can be injected from the silicon substrate towards the top contact.
(b) Simulated electron density at different vertical biasses, again confirming the formation
of a conductive channel.
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Figure 3.12: (a) TCAD simulation of vertical leakage current for a 1.5µm (black), 2.0µm
(red) and a 2.0µm buffer with negative fixed charge compensating the inversion channel
(blue). (b) Band diagram at the AlN/Si interface showing the effect of the negative interface
fixed charge on suppressing the inversion channel.
simulation was performed where 5 × 1012 cm−2 negative fixed charge were inserted at the
AlN/Si interface serving as counter charge for the inversion channel. The simulations are
depicted in figure 3.12(a).
The increase in the breakdown voltage with increasing buffer thickness is minimal which
supports the results of the previous experiment (see figure 3.7b). By compensating the inver-
sion channel through negative fixed charge, a significant increase in the vertical breakdown
voltage is observed. This emphasizes the importance of the AlN/Si interface properties for
vertical leakage.
3.6 Combined model for lateral and vertical buffer leak-
age current
As seen from the previous section, the dominant transport mechanism for vertical current
was found to be Poole-Frenkel transport. On the other hand, analysing lateral mesa leakage
(with floating silicon substrate) indicated a SCLC. The total buffer leakage current between
two ohmic contacts is the summation of these two components, where the contribution of each
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component depends on the separation between the ohmic contacts. Using the measurement
described in subsection 3.4.3, the contribution of each current component —whether lateral
or vertical —can be observed through varying the separation between the ohmic contacts.
It follows that for small mesa contact separation, lateral mechanism (SCLC) should be
dominant. As for large mesa contact separation, vertical current (Poole-Frenkel) dominates.
In other words, by measuring the breakdown voltage for various separations an increase in
the breakdown voltage should be observed for smaller separations with expected saturation
in the breakdown voltage once the vertical buffer leakage becomes the dominant effect (as
the vertical buffer leakage is independent on the mesa contact separation).
The total buffer leakage current is the combination of the lateral SCLC and the vertical
Poole-Frenkel conduction. From equ. 3.1 and 3.2 the total buffer leakage current density
then becomes:
Jtotal = JSCLC(V, L) + JPF (ξ) (3.4)
In this case, the JSCLC depends on the applied voltage V and the lateral separation be-
tween the two ohmic contacts V . However, the vertical JPF depends on the vertical electric
field ξ Using this simple equation, the dependency of the buffer current on the geometry
of the test structures, and eventually, on the transistor geometry can be modelled. The
dependence of the breakdown voltage on the mesa contact separation comes from the lateral
SCLC component as seen from equ. 3.1. Solving equ. 3.4 for a Jtotal of 1A/cm
2 gives the
voltage at which breakdown is expected4. It has to be noted that while the lateral current
density in the SCLC depends directly on the applied voltage, the vertical current density
depends on the magnitude of the electric field ξ. Extracting the actual electric field relates
to the vertical voltage distribution over the different materials found in the epitaxial stack.
For simplicity, and averaged electric field over the whole structure was derived from the
weighted voltage drops over the different materials with respect to their dielectric constants.
As for carrier mobility, lateral mobility was derived from the SCLC current in figure 3.6
while vertical mobility was chosen to be 0.1 cm2/V s corresponding to the high-field hopping
mobility [95]. The Poole-Frenkel barrier height, φB, was taken to be 0.68 eV as extracted
from the temperature-dependent vertical IV measurements shown in the previous section.
Figure 3.13 illustrates the calculated current density according to equ. 3.4 for 4µm
and 40µm mesa contact separations. For 4µm mesa separation, it can be seen that the
total current density is mainly composed of the lateral component. On the other hand, for
40µm mesa separation it can be seen that the vertical component becomes the dominant
4As explained earlier the contact areas are chosen to deliver 1mA/mm and 1A/cm2 for the same current
value.
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contributor to Jtotal. This confirms that for small contact separation the buffer leakage
current flows laterally. If this contact separation increases while maintaining the silicon
substrate grounded, the vertical path offers the least resistive path for the buffer current.
Figure 3.14 displays a separation-dependent breakdown measurement performed on a
standard 2.75µm-thick GaN-on-Si sample (shown in figure 3.7a). The model was calculated
for a breakdown current density criterion of 1A/cm2. The model predicts the dependency
of the breakdown voltage with the mesa separation. For smaller mesa separation, the break-
down is limited through the lateral buffer leakage and hence increases with the mesa sepa-
ration. At a certain point, the vertical leakage will dominate leading to ”saturation” in the
breakdown voltage with larger mesa separations. The model shows good agreement with the
measurements which again confirms the theory proposed at the beginning of this section.
In summary, this chapter highlights a very important limiting factor for blocking voltage
of GaN-on-Si devices, which is the vertical leakage path to the silicon substrate. Since
higher operating voltages are required for more robust and efficient DC/DC converters,
understanding and tackling the vertical breakdown is pivotal in pushing the blocking voltage
capabilities of GaN-on-Si HFETs. In the next chapter a more detailed analysis of the vertical
breakdown will be adopted. The analysis will be focused on the role of the AlN nucleation
layer during the vertical current conduction. Additionally, a closer look on the inversion
channel formation at the AlN/Si interface will be taken with the aim of controlling the
formation of said parasitic channel through proper growth conditions.
Chapter 4
Inversion channel and its effect on
vertical leakage
As concluded from the previous chapter, the formation of a conductive channel between the
AlN and silicon is detrimental for the vertical leakage characteristics. In this chapter, the
existence of such parasitic channel is confirmed, in addition, a deeper analysis of its electrical
properties is carried out.
Special epitaxial test structures were grown on Si (111) substrates (NA = 1×10
15 cm−3),
these will serve as the main characterization structures for this part. These test structures
are composed of a 40nm MOCVD AlN nucleation layer on silicon. By eliminating the com-
plete epitaxial stack (about 2 − 3µm thick), simple low-voltage electrical characterization
techniques such as Hall and C-V measurements are feasible. This allows direct characteriza-
tion of the AlN/Si interface without any secondary effects from the other epitaxial structures
such as the strain relief layer or the GaN buffer.
4.1 Substantiating the inversion channel formation
The formation of a conductive channel between AlN and silicon would affect the total elec-
trical conductance measured between two ohmic contacts. Van der Pauw Hall measurements
were performed to extract the effective Hall mobility and carrier concentration [96]. Using
the bipolar formulas for mobility [97], the inversion electron mobility and concentration can
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Figure 4.1: (a) Temperature-dependent carrier concentration and mobility extracted from
Hall measurements at the AlN/Si interface. Hall results were corrected for substrate hole
mobility and concentration. (b) C-V measurement of AlN/Si, indicating accumulation and
inversion (black symbol) performed at 100 kHz. Dissipation factor (grey symbol) and an
ideal AlN/Si C-V simulation for the same AlN thickness (solid red). Insets in both figures
showing schematics of measured structures.
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be found as functions of the substrate hole mobility and concentration:
nµ2n = pµ
2
p −
RH
qR2sh
(4.1)
nµn =
1
qRsh
− pµp (4.2)
Here Rsh is the measured effective sheet resistance, n and p are the actual electron and
hole concentrations, respectively. µn and µp are the actual electron and hole mobilities
respectively, and finally RH is the measured Hall coefficient. To obtain the substrate hole
mobility µp and hole concentration p, Hall measurements were conducted on a p-silicon
substrate.
Hall results, illustrated in figure 4.1a, show the electron concentration and mobility from
77K to room temperature. Hall measurements reveal electron mobility and concentration
which are not doping-related but more likely due to inversion. The temperature-independent
carrier concentration can stem from polarization charges found in the AlN layer.
After establishing the existence of an electron channel, a closer look at its formation
criteria is needed. The inversion voltage would be considered as the link between the for-
mation of the inversion channel and the onset of breakdown in the vertical structure. C-V
measurements were carried out to extract this inversion voltage. Figure 4.1b depicts the re-
sulting capacitance and dissipation factor from the C-V measurements, additionally an ideal
(lossless) C-V profile was simulated as reference. The following conclusions can be drawn
from the measurement when compared to the simulated C-V profile:
• The capacitance value in the accumulation (negative bias) regime is lower than the
expected value for the given AlN thickness. This can be explained by the increase in
the capacitance dissipation factor, an indication of a parasitic leakage current.
• The capacitance minimum lies at −0.75 V which means the inversion channel is already
present without any applied voltage.
• The capacitance in accumulation is far smaller than the expected AlN thickness (com-
pared to ideal simulation), and since the dissipation factor there is very small leakage
effects can be safely ruled out. The reason for this is the depletion capacitance formed
in the silicon substrate1.
1The substrate depletion capacitance is in series with the inversion capacitance leading to an overall lower
total capacitance.
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Figure 4.2: Calculation of inversion voltage shift according to equation 4.3 due to varying
the substrate doping or Qtot density in the AlN.
The previous results lay an important foundation in understanding the factors affecting
the formation of the inversion channel. Two main factors can impact the inversion voltage;
the substrate doping and the total charge density in the AlN. Using simple electrostatics,
the inversion voltage can be calculated according to [98] as:
VInv = VFB + 2φB −
Qtot
CAlN
+
√
(2ǫSiqNA2φB)
CAlN
(4.3)
where
φB = kbT ln(
NA
ni
) (4.4)
VFB = φm − φB − χSi (4.5)
Here, VFB is the flatband voltage, φB is the substrate potential, CAlN is the AlN capacitance
per unit area, ǫSi is the permittivity of silicon and Qtot is the total charge in the AlN. Qtot
lumps any interface or bulk traps as well as fixed and polarization charges found in the AlN.
Using equation 4.3, the inversion voltage was then calculated for different substrate doping
levels and different Qtot. The contour graph depicted in figure 4.2 shows the combined effect
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of both variables on shifting the inversion voltage. The white point indicates the inversion
voltage of the sample measured in the beginning of this section.
Through changing the substrate doping (seen in the figure as the dotted white line),
only minor changes in the inversion voltage would be expected. Nevertheless, Umeda et. al
[38] showed that by local implantation of p+ regions in the silicon substrate the inversion
channel can be locally depleted yielding higher blocking voltage. The approach is however,
hampered by process complexity. On the other hand, changing Qtot for any given substrate
doping (seen in the figure as the dashed white line) results in an inversion voltage shift of
over 6 V . This can be achieved through varying the growth parameters of the AlN which in
turn affects inversion channel formation. In the following section, the influence of some of
the growth parameters on the inversion channel properties will be highlighted in an attempt
to control the inversion voltage at the AlN/Si interface and subsequently delay the onset of
breakdown.
4.2 Effects of growth parameters on the electrical prop-
erties of AlN-on-Si
In this part, a detailed analysis of the electrical properties of the AlN-on-Si will be conducted.
As already concluded from the previous section, controlling the charge density (Qtot in equ.
4.3) in the AlN is the key parameter for tuning the inversion voltage and eventually delaying
the onset of the vertical breakdown. To suppress the effect of the depletion capacitance, AlN
is grown on highly doped p-silicon substrates (NA = 1× 10
18 cm−3).
Standard parameters were adopted during growth, in which the native oxide was ther-
mally removed through a desorption step at 1000 ◦C. Afterwards, the silicon surface was
exposed to a nitridation step with ammonia and finally, 40nm AlN nucleation was grown at
950 ◦C. The newly-grown samples were afterwards processed in similar fashion. Standard
Schottky diodes will serve as the basic structure for I-V and C-V characterization.
Double-sweep C-V measurements were conducted on the samples. As shown in figure
4.3a several important features can be observed:
• The bell-shaped capacitance form is noticed which confirms the suppression of the
substrate depletion capacitance.
• The inversion capacitance is observed at very high measurement frequency (100 kHz).
This indicates that the source of the electrons in the inversion channel is not thermal
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generation2, but most likely a combination of the polarization and traps found in the
AlN.
• Strong hysteresis can be seen in accumulation which was reproduced in simulations
through adding an extra 2 × 1012 cm−2 positive deep traps (at the mid band gap) to
the AlN/Si interface.
• Hysteresis in the inversion regime is significantly less than in accumulation. This effect
indicates a dynamic de-trapping effect taking place in accumulation [99].
4.2.1 Effect of TMA pre-dose
Instead of using the normal ammonia-based nitridation step, a TMA pre-dose was used
instead for the same temperature and growth time. Figure 4.3b displays the resulting C-V
measurements. Comparing the C-V profile of the TMA pre-dose sample to the standard
sample in figure 4.3a, an increase in the hysteresis is noticed yielding a net charge change
of 4 × 1012 cm−2 instead of 2 × 1012 cm−2. In addition, the inversion voltage is also seen to
shift towards negative bias. This confirms that using a TMA as a pre-treatment instead of
ammonia would lead to a predominantly positive Qtot in the AlN. Qtot in this case would shift
the inversion voltage towards negative bias leading to premature formation of the inversion
channel.
4.2.2 Effect of growth temperature
The effect of growth temperature was also investigated. In this experiment, the nucleation
temperature was lowered from the standard 950 ◦C to 800 ◦C, and all other parameters were
kept the same. C-V measurements (depicted in figure 4.3c) show that no inversion is taking
place for higher positive biases. Moreover, the accumulation capacitance is lower than of
the standard sample (175nF/cm2 compared to 220nF/cm2). This indicates either a thicker
nucleation layer or a different dielectric constant. Finally, the extracted hysteresis charge
∆Qtot/q was 2.75× 10
12 cm−2 compared to the 2× 1012 cm−2 from the standard sample and
4× 1012 cm−2 from the TMA pre-dose sample.
These C-V results indicate that nucleation temperature is the most effective parameter
in suppressing the inversion channel formation. Before extrapolating this effect on complete
2Thermal generation of electrons from the neighbouring n+ wells is the source of electrons in standard
Si-based MOS capacitors
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Figure 4.3: C-V hysteresis measurements of AlN samples on highly doped p-silicon (dots)
and simulated C-V curves to reproduce the hysteresis (solid lines) for: (a) Standard grown
AlN nucleation, (b) TMA pre-dose nucleation and (c) 800 ◦C nucleation.
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over the AlN layer. Inset shows schematic of the measured structures.
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HFET epitaxial structures, vertical leakage currents were measured for AlN/Si nucleation
layers grown at different temperatures. Figure 4.4 displays the result of the vertical I-V
measurements performed on nucleation samples grown at 800 ◦C, 900 ◦C and 950 ◦C. For
the 950 ◦C, sample higher vertical current is observed and breakdown occurs at 12 V giving a
critical field strength of 3.5MV/cm. For the lowest nucleation temperature (800 ◦C), break-
down occurs at 20 V yielding a critical field strength of 5MV/cm. This already indicates
that changing the inversion conditions directly relates to the breakdown properties of this
layer. These measurements indicate that a 30% increase in the breakdown field of the AlN
is expected.
4.3 Inversion channel suppression and vertical leakage
of complete epitaxial structures
The previous results indicate that by changing the substrate doping and the growth con-
ditions of the AlN nucleation, inversion channel formation and consequently the vertical
leakage current and breakdown can be significantly influenced. To confirm these effects
on real devices, standard GaN-on-Si HFET structures were grown. Two experiments were
conducted in which the complete epitaxial stacks (illustrated in figure 4.5a) were grown for
different substrate doping in the first experiment and different nucleation temperatures in
the second experiment.
Figure 4.5b shows breakdown for two identical samples grown on two different p-doped
silicon substrate. An increase in the blocking voltage can be correlated with the inversion
voltage shift due to the higher doping in the substrate3. However, by changing the nucleation
temperature the vertical leakage current was significantly reduced as depicted in figure 4.5c.
This was already predicted by the C-V measurements in section 4.2.2. This experiment ad-
ditionally proves that the influence of the nucleation temperature on the electrical properties
of the AlN/Si interface is still recognizable even after the complete epitaxial growth.
In summary, the results in this chapter have shown that the formation of a conductive
channel at the AlN/silicon interface is the main contributor to charge injection leading to
vertical breakdown. It was also shown that through proper variation of the initial growth
conditions, the formation of the inversion channel is suppressed and consequently higher
breakdown voltages are realized. To increase the blocking voltages even further, achieving
highly-resistive GaN buffers is a must. This can be only realized through counter-doping.
3Inversion voltage shifts approximately by +2.5V according to equation 4.3 for a 40nm AlN layer.
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Figure 4.5: (a) Schematic showing the complete epitaxial structure used to test vertical
leakage current. Two separate experiments were performed to investigate the effect of sub-
strate doping and nucleation temperature on leakage current suppression. (b) Vertical I-V
measurements of complete epitaxial structures in which the substrate doping was changed
from 1 × 1016 cm−3 to 1 × 1018 cm−3. (c) Vertical I-V measurements of complete epitaxial
structures in which the nucleation temperature was varied from 870 ◦C to 950 ◦C. The re-
sults support the suppression of the inversion channel at lower nucleation temperature and
its role on vertical breakdown
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The next chapter will tackle this topic through discussing, in detail, carbon counter-doping
in GaN buffers.
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Chapter 5
Carbon doping for highly-resistive
GaN buffers
5.1 Carbon in the GaN crystal
Due to unintentional incorporation of donor impurities, GaN grown in MOCVD reactors
possesses n-type background doping. Un-intentional doping (u.i.d.) in GaN can arise from
residual oxygen (leakage, carrier gas impurity and MO sources), silicon (substrate and reac-
tor walls) [100, 101, 102]. Point defects, nitrogen vacancies and anti-site defects may as well
contribute to the background doping, but with very small likelihood of incorporation [103].
Compensating the background n-doping helps suppress the buffer leakage current and there-
fore allows higher blocking voltages for the devices. Two main dopants have shown the most
success in achieving highly resistive GaN buffers, namely iron (Fe) and carbon (C). While
Fe requires explicitly an extra precursor in the MOCVD processes and the incorporation
process have shown strong memory effects [104], carbon on the other hand can simply be
incorporated by varying the growth parameters. In this case, the carbon-rich metal-organic
precursors act as the source of carbon atoms. Fe atoms were found to form deep accep-
tor traps located approximately 0.6 ∼ 0.9 eV below the conduction band [105, 106], while
C atoms were found to form acceptor traps located 0.7 ∼ 0.9 eV above the valence band
[107, 108]. In this chapter, the focus will be on carbon-compensated GaN buffers.
Carbon atoms, being an element of the fourth group, can be generally incorporated either
as donor or as acceptor in the GaN buffer. If carbon substitutes a Ga atom in the lattice it
becomes a deep donor (CGa) but if it substitutes a N atom it becomes a deep acceptor (CN),
where the likelihood of either cases depends strongly on the growth conditions. Additionally,
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Figure 5.1: Formation energy for CN and CGa under different Ga-rich (a) and N-rich (b)
growth conditions. Figure from [109]
more carbon complexes have been reported in which carbon was found to form donor-like
and acceptor-like complexes with oxygen and hydrogen [110, 111, 112]. For simplicity, only
the CN and the CGa will be considered this work.
Lyons et al. [109] used hybrid functional methods to calculate the formation energies
of both CN and CGa for different growth regimes. Figure 5.1 shows CN and CGa formation
energies versus Fermi energy for Ga-rich and N-rich growth conditions. In the case of N-rich
growth (which is more common for MBE growth), carbon starts off being incorporated as an
acceptor due to the unintentional background n-doping already found in GaN. As the Fermi
energy moves towards mid gap, the formation energy of CGa decreases reaching a point where
both formation energies are equal (EF ∼ 1.9 eV ). This point demonstrates equal likelihood
for both deep-donor and deep-acceptor incorporation leading to carbon self-compensation.
In the case of Ga-rich condition (which is more common for MOCVD), this point of equal
likelihood for CN and CGa is located at a Fermi energy of 0.5 eV . This means that carbon
will be incorporated at the N sites until the buffer shows slight p-type conductivity. Only
then the carbon self-compensation process takes place.
Achieving a highly resistive GaN buffer requires, from the energy band perspective, a
Fermi level closer to the mid gap than that of an u.i.d. buffer. Based on the formation
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energy calculations explained earlier, both growth conditions should deliver highly-resistive
GaN buffers. The difference lies in the occupancy state of the carbon acceptors and donors.
The occupancy state of the carbon acceptors can be extracted from the Fermi level position
for each incorporation scenario. The Fermi level position can be taken to be the Fermi
energy where equal likelihood of CGa and CN is present. Taking for example the case of
N-rich growth (EF ≈ 2 eV ), the position of the Fermi level would lead to negatively charged
(full) CN acceptors and a positively charged CGa donor. But in the case of Ga-rich growth,
as the Fermi level resides at or below the CN trap level (0.9eV ) this leaves the CN acceptors
either empty or half empty.
The occupancy state of the carbon acceptors seems, initially, insignificant to the isolation
properties of the GaN buffer as long as the buffer resistivity is high1. This occupancy state
however plays a pivotal role during the dynamic operation of these buffers, as every empty
(or half empty) acceptor acts as a trap centre in the buffer. These trap centres are capable
of capturing electrons during high-voltage switched operation. More on the consequences of
trapping in carbon doped buffers will be discussed in chapters 8 and 9.
5.2 Leakage currents in carbon-doped GaN buffers
From the previous section, it was clear that through carbon incorporation in the GaN buffer
higher buffer resistivity can be achieved. This leads to lower leakage currents, and con-
sequently, higher breakdown voltages. In this section, leakage behaviour for carbon-doped
GaN buffers will be discussed. Figure 5.2a compares the vertical leakage behaviour of a 2µm
carbon-doped GaN buffer with a standard u.i.d. 2µm GaN buffer. The vertical differential
resistivity of both buffers is also depicted in figure 5.2b. As can be seen, an improvement of
55% in the breakdown voltage is achieved (taken at a current density of 1A/cm2). Although
the maximum buffer resistivity is not greatly affected through carbon doping, the change in
buffer resistivity is clearly seen. A much higher slope can be seen for u.i.d. buffer at higher
vertical voltages indicating a faster deterioration of the buffer blocking capabilities at higher
voltages.
The polarity-dependent vertical leakage behaviour was also investigated. Figure 5.3a
displays vertical leakage currents for positive and negative polarity measurements. The
measurements were performed for a 1µm and a 2µm thick carbon-doped GaN buffer. The
extracted critical breakdown field was found to be 1.95MV/cm and 1.8MV/cm from positive
1low concentration of thermally activated free carriers
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Figure 5.2: (a) Vertical leakage current for a 2µm u.i.d. GaN buffer (black) and a 2µm
carbon doped buffer (red). (b) Vertical differential resistivity of both buffers.
and negative vertical measurements, respectively.
The asymmetry in the vertical leakage current of positive and negative polarity can
be explained with the aid of drift-diffusion simulations. Figure 5.3b depicts simulated band
diagrams and extracted absolute electric field for +100 V and−100 V applied vertical voltage.
The structure was simulated with a top and bottom contacts and a 2µm thick carbon doped
buffer and a 1.6µm thick strain relief layer (depicted schematically in the inset of figure
5.3b). To model the carbon doping in the GaN buffer, acceptor traps were inserted at an
energy level of 0.9 eV from the valence band. The bias of the top contact was ramped
in the simulation from 0 V to +100 V (or −100 V ) in 50 s to reproduce real measurement
conditions.
By applying a positive bias to the top contact, the carbon acceptors in the buffer layer
capture electrons and become negatively charged. This leads to screening of the applied
positive voltage in the GaN buffer, leading to low electric field in the strain relief layer. Since
electric field in the strain relief layer buffer is low, this will suppress the carrier injection from
the silicon substrate which eventually leads to a high breakdown voltage (as concluded in
chapter 3). This is clearly seen in the simulated band diagrams in figure 5.3b. By applying
positive bias to the top contact, an increase in the band bending of the GaN buffer is seen,
while the strain relief layer band diagram is almost flat. This indicates that the majority
of the applied voltage will be seen by the GaN buffer only, which is also confirmed by the
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Figure 5.3: (a) Positive vertical leakage current for 1 and 2 µm thick GaN buffers. Break-
down voltage gives a critical field strength of 1.95MV/cm. Negative vertical leakage current
for the same buffers yielding a critical field strength of 1.8MV/cm. (b) TCAD-simulated
band diagrams (upper) and electric field (lower) for +100 V and −100 V vertical bias.
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simulated electric field in the same figure.
However, if a negative bias is applied the state of the carbon acceptors does not change
leading to no enhancement in the vertical breakdown voltage. The simulations for the
negative vertical bias show higher band bending and electric field in the strain relief layer
which indicates that during negative vertical breakdown measurements, the voltage drop is
predominantly across the strain relief layer.
5.3 Device instabilities in carbon-doped buffers
Aside from its effect on dynamic properties, carbon incorporation in the buffer can induce
significant undesirable effects on the static device properties. Chen et al. [48] showed that
through changing the carbon incorporation density in GaN grown on SiC, the 2DEG mo-
bility was greatly affected. Ramdani et al. [47] have investigated the electrical and crystal
properties of carbon-doped GaN-on-Si buffers. It was found out that though a dramatic
improvement in isolation properties were observed when a doping level of several 1018 cm−3
was reached, this improvement is however accompanied with a noticeable degradation of the
crystal quality.
Since homogeneous carbon incorporation requires a good control of the growth temper-
ature [101, 113], up-scaling of substrate diameter presents a big challenge in controlling the
carbon content in the GaN. This stems out of the difficulty to control the temperature profiles
over larger wafer diameters. An uncontrolled increase in the carbon incorporation levels can
lead to numerous device disadvantages. Local depletion of the 2DEG due to carbon doping
can lead to threshold voltage shifts and/or an increase in the device on-resistance. Moreover,
degradation of epitaxial quality with carbon incorporation can result in significant effects
on carrier transport in the 2DEG [114]. Figure 5.4a shows channel mobility extracted from
Hall measurements across wafer radius of a 200mm GaN-on-Si wafer. The measurement
reveals sharp decrease in carrier mobility towards wafer edge due to higher incorporation of
carbon at the wafer edge. Figure 5.4b depicts extracted threshold voltage across the same
wafer. A continuous shift of the threshold voltage is observed along the wafer radius, this
effect can be reproduced through a simple electrostatic simulation by increasing the ionized
carbon density in the vicinity of the 2DEG as shown from the figure. Both figures show
that a poor control of the carbon incorporation leads to undesirable devices properties.
In summary, this chapter has highlighted the effects of carbon incorporation in the GaN
buffer for achieving highly resistive buffers. The discussion has shown that depending on the
crystal position in which the carbon atom is incorporated, semi-insulating or even slightly p-
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Figure 5.4: (a) Carrier mobility extracted from Hall measurements performed along a 200mm
GaN-on-Si wafer (b) Threshold voltage shift due to carbon incorporation. Shift of threshold
voltage was obtained from CV measurements performed along the wafer radius.
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doped buffers could be realized. This makes the buffer prone for electron trapping at higher
operation voltages. I-V characteristics of the carbon-doped GaN buffers were presented and
a significant increase in the positive blocking voltage was observed, yielding a critical field
strength of 1.95MV/cm. However, carbon incorporation can lead to various unwanted effects
in the active device if the carbon-doped GaN buffer is not grown under controlled conditions.
After confirming the role of carbon doping in achieving higher blocking voltage, the dynamic
properties of the AlGaN/GaN HFETs will be discussed in the upcoming chapters, with extra
focus on the effect of the buffer compensation on these properties.
Chapter 6
Dynamic properties of AlGaN/GaN
transistors
Conduction losses due to dynamic operation pose a major limitation on the transistor per-
formance, and eventually, on DC/DC power conversion efficiency. As highlighted in chapter
2, dynamic conduction losses can arise from traps located in different positions in the active
device. During fast switching between on- and off-states, charge carriers can be trapped in
deep levels. The emission time from these traps will typically exceed the switching cycle,
leading to loss in the output current. In this chapter, the dynamic properties of AlGaN/-
GaN transistors are discussed, highlighting the main causes of dynamic dispersion in these
structures in addition to presenting some processing solutions to address this problem.
6.1 Current collapse and dynamic on-resistance
Current collapse (CC) and dynamic on-resistance (Ron) degradation are two quantities which
describe the switching power-losses due to trapping mechanisms. CC is normally referred
to as the loss in the drain current in the saturation regime, while dynamic Ron refers to
the deterioration of the on-resistance of the transistor in the linear regime. Normally, these
quantities refer to power-loss taking place at switching frequency in the MHz regime sig-
nificantly below RF operating frequencies [67, 66]. CC in AlGaN/GaN HFETs was first
observed by Khan et al. [115]. In that case, the device was not pulsed between on- and
off-states, but rather measured after stressing at high VDS voltages at a floating gate. The
output current degradation was attributed to carrier capture at the AlGaN/GaN interface.
In 2001, Vetury et al. [70], proposed the first model for CC in GaN-based HFETs.
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Figure 6.1: Schematic showing the virtual gate effect due to (a) surface-induced depletion
or (b) buffer-induced depletion
The Virtual Gate model attributes CC to partial depletion of the 2DEG during switched
operation. Vetury postulated that occupied surface states in the gate-drain region will
lead to depletion of the 2DEG underneath under charge neutrality conditions [116] (shown
schematically in figure 6.1a). A similar model can be extended for buffer charge as well.
Under high off-state stress voltage bias, charge injection from gate or drain can take place
leading to electron capture in the GaN buffer traps which, in the same way, will lead to local
depletion of the 2DEG (shown schematically in figure 6.1b).
These aforementioned occupied states can be modelled as an extra gate (hence the term
virtual gate), where the potential on this gate is governed by the occupancy of these states.
Figure 6.2a displays the virtual gate equivalent circuit in pulsed-mode operation. The model
has two HFETs connected in series. The lower HFET, TA, represents the physical gate
where the gate bias is controlled by the VGS signal. The upper transistor, TB, represents the
effective channel resistance modulation due to trapping effects. The gate of TB is connected
via a feedback R-C circuit to the VDS signal. The voltage drop on the intrinsic transistor TA
is now affected by voltage drop on transistor TB. During pulsed-mode operation, the VDS
signal will charge TB through the R-C circuit leading to a pinched-off channel. Depending on
the time constant τV irtualgate, the change in the channel resistance of TB will either be lagging
or following the switching signal. In case of lagging (τV irtualgate ≥ TPulse), the un-recovered
channel conductance of TB will lead to lower current, and hence, CC arises. Figure 6.2b
Effect of off-state stress bias 63
	

	


	

	










(a)
0 1 2 3 4 5 6 7 8 9 10
0.0
0.2
0.4
0.6
0.8
1.0
  Virtual gate 0 
  Virtual gate TPulse 
 
I D 
(A
/m
m
)
VDS (V)
Current
collapse
ROn
(b)
Figure 6.2: (a) Proposed equivalent circuit for the virtual gate effect. Changes in VGD are
governed by an R-C time constant τV irtualgate which is responsible for the partial depletion of
the 2DEG. (b) SPICE-simulated dynamic drain current versus VDS, in which, τV irtualgate =
0 (black) and τV irtualgate ≥ TPulse (red) are simulated.
shows SPICE-simulated ID versus VDS for the equivalent circuit shown in figure 6.2a. The
gate and the drain were pulsed from an off-state of (−6 V, 40 V ) to an on-state of (2 V, VDS)
for off- and on-pulse times of 1ms and 1µs, respectively. The figure illustrates CC and
dynamic Ron extrapolated from the linear regime. The simulation shows the effect of the
virtual gate on degrading the output current and Ron during pulsed operation.
6.2 Effect of off-state stress bias
For achieving high DC/DC conversion ratios, power transistors are often needed to be
switched hard into the pinch-off regime [1, 117]. This requires applying high VDS biases
to a pinched-off channel. In such operation mode, high electric fields arise leading to charge
injection not only to the surface but into the GaN buffer, as well. As a result, surface-induced
and buffer-induced channel depletion can occur simultaneously. This can lead to significant
degradation of the dynamic properties of the transistor. This effect is displayed here in
figure 6.3a as dynamic I-V measurements were performed after pulsing back from different
quiescent points. The steady decrease in the output current with increasing the stress VDS
indicates stronger degradation of the output current. By extracting the Ron from the same
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measurements (depicted in figure 6.3b), a non-linear degradation of the dynamic Ron with
increasing stress bias is observed. This is a strong indicative of a more complex trapping
mechanism taking place at higher stress biases.
To aid in understanding the complex field distribution during stress, drift-diffusion sim-
ulations were performed for the devices at the same quiescent points. To visualize the
surface-induced depletion, 5×1012 cm−2 surface traps were placed at the passivation/AlGaN
interface. Additionally, 1 × 1017 cm−3 traps were inserted in the GaN buffer to model the
buffer-induced depletion. As this simulation is not concerned with the actual transient re-
sponse, but rather with the state of the device directly after the stress pulse, the traps were
inserted at the mid band gap, so as not to experience any emission processes during the
switching cycle1. Simulated structures had the same dimensions as the measured devices in
figure 6.3a (LG = 1µm and LDS = 5µm). The electrostatic potential was simulated 1µs
after removing a 250ms stress pulse at (VGS = −8, VDS = 0), (VGS = −8 V, VDS = 10 V ) and
(VGS = −8 V, VDS = 30 V ) as illustrated in figure 6.4a. The resulting electrostatic potential
simulations are depicted in figures 6.4b, 6.4c and 6.4d, respectively.
The electrostatic potential reflects the residual trapped charge density after the stress
pulse. An increase in the trapped charge density will lead to a more negative electrostatic
potential. By observing the electrostatic potential distribution, the majority of trapped
charge can be found in areas with the most negative electrostatic potential. The simulated
electrostatic potential after removing a (VGS = −8, VDS = 0) stress (figure 6.4b) shows
equal electrostatic potential in the buffer as well as in the passivation layer with both values
at approximately −3 V . By increasing the drain bias during stress (figure 6.4c and 6.4d)
an increase in the buffer and surface electrostatic potential is observed. This amounts to
an increase in the density of the trapped charge at the barrier/passivation interface and
the buffer. It is then safe to assume that for achieving dispersion-free transistors for high-
voltage applications surface- and buffer-induced trapping have to be suppressed as both of
these effects –to varying degrees –will take place at higher operating biases.
6.3 Passivation optimization for dynamic response
As implied from figure 6.1a, suppressing (or ideally eliminating) surface trapping would
minimize the surface-induced CC. This can be achieved through a passivation processes in
which an amorphous dielectric is deposited on the AlGaN barrier surface. Silicon nitride
1see equation 2.7 for emission time constant from a trap
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Figure 6.3: (a) Dynamic I-V measurement performed for different off-state stress points. (b)
Dynamic Ron for different stress biases. Non-linear dependency on VDS indicates different
trapping processes.
(SiNX) is normally the material of choice and usually deposited using CVD-based methods
[118, 119, 120, 121]. The required properties of the SiNX passivation are still, to this
day, under discussion. Omojima et al. [122] have shown, using XPS measurements, that the
surface potential in AlGaN is lowered by almost 1 eV after being passivated with SiNX . This
explains the increase in the 2DEG density typically observed after passivation. Concerning
dynamic properties, the passivation layer was found to act as a transport medium for gate-
injected charge. Ramanan et al. [123] found that by modelling the passivation layer as a
resistive semiconductor (or as a lossy dielectric), many CC phenomena can be successfully
reproduced. The ability of this layer to transport charge from and to the surface states
controls the dynamic properties of the device. Different charge transport models have been
proposed to describe carrier movement in the SiNX layer with two-dimensional variable range
hopping (2D − V RH) [124] and Poole-Frenkel transport [125] showing the most agreement
with experimental results.
In this work, the SiNX passivation layer was realized through plasma enhanced chemical
vapour deposition (PECVD) of silane (SiH4) and ammonia (NH3). Deposition parameters
such as pressure, temperature and RF power play an important role in the SiNX electri-
cal properties. During the course of this work various deposition parameters were studied
separately and investigated for their effect on the dynamic properties of the AlGaN/GaN
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Figure 6.4: (a) Waveform used in simulating the electrostatic potential. TCAD-simulated
electrostatic potential for VDS quiescent points of (b) 0 V , (c) 10 V and (d) 30 V .
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HFETs2.
As an example, figure 6.5a shows the effect of the PECVD chamber pressure during
deposition on the dynamic properties of AlGaN/GaN HFETs. The output current, ID,
was pulsed from (−8 V, 40 V ) (normalized to unstressed ID) for SiNX deposited at different
chamber pressures. The improvement of the dynamic properties at lower chamber pressure
can be attributed to higher plasma intensity which will, in turn, lead to lower hydrogen
incorporation known for degradation of the quality of SiNX [127]. Edwards et al. [128] have
shown that in addition to the deposition parameters, surface pre-treatment plays a major role
in the electrical stability of SiNX . Similar conclusions were also drawn in Chenet al. [129], in
which the improvement of the surface properties were attributed to local removal of the native
oxide which lead to better surface dynamic properties. Figure 6.5b depicts the influence
of NH3 pretreatment on the dynamic ID properties in comparison to a pretreatment-free
process. By factoring in all these conditions, an optimized passivation process was achieved
realizing CC values < 5%3.
6.4 Transistor dynamic properties with carbon-doped
buffer
Buffer-induced CC takes place when charge carriers are injected into the buffer traps. In this
situation, the SiNX properties play a minor role and the dynamic performance of the device is
limited by the buffer behaviour under stress. Traps in the buffer may arise from impurities,
vacancies or counter-compensation atoms such as carbon or iron. Dynamic properties of
carbon-doped buffers present a special interest in this work due to the role of carbon in
achieving highly-resistive buffers as seen in chapter 5. Figure 6.6a and 6.6b present an
example of dynamic output characteristics of u.i.d. and carbon-doped buffers, respectively.
Both transistors were passivated using the same optimized SiNX process undergoing same
processing steps and pretreatments. The transistors with the u.i.d buffers show CC of 5%.
However when looking at the transistors with carbon-doped buffers, a more severe current
collapse is noticed accompanied with a significant shift in the knee-voltage. The figures
indicate that the trapping mechanisms in carbon-doped buffer is extremely different than
those u.i.d. buffers.
2Details concerning passivation layer deposition optimization can be found in the master theses of Mr.
Wu [126], Mr. Veliz [85] and Mr. Kang [86]
3For a stress field of 10V/µm.
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Figure 6.5: (a) Effect of PECVD pressure on the CC. (b) Effect of NH3 pre-treatment on
CC. Current was normalized to to the drain current obtained from the isothermal dynamic
output characteristics.
As discussed in section 6.2, the co-occurrence of buffer- and surface-induced CC is
possible and the dynamic properties are affected by the dominant of the two. With the
help of TCAD-simulations, electric fields were simulated at both the SiNX/AlGaN inter-
face and in the GaN buffer between the gate and the drain. The bias conditions were
the same stress voltages used in the dynamic measurement shown in figure 6.6b (namely
(VGS = −8 V, VDS = 20 V )). Two structures were simulated to represent the u.i.d. buffer
and the carbon-doped buffer cases, respectively. The simulated structures were identical to
that in section 6.2 with the buffer traps (1× 1017 cm−3) being omitted from the u.i.d. case.
By taking the ratio between the buffer and the surface electric fields (taken at the 0.5µm
in the GaN buffer and at the AlGaN/passivation interface, respectively), an indication of
which of these two effects will dominate during the stress-cycle can be concluded (simulation
depicted in figure 6.6d). In the case of the u.i.d. buffer, the surface electric field is five times
larger than the field found in the GaN buffer. On the other hand, the carbon-doped buffer
shows a buffer electric field which is three times larger than the surface field. Since the
trapping dynamics are governed by field-enhanced charge carrier transport from (or to) the
traps, it is reasonable to assume that the dominant CC mechanisms will take place in the
region with the higher electric field. In the case of the u.i.d. buffer, the dominant field was
found to be in the surface which would lead to a surface-related CC. In this case, the dynamic
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properties are governed by the surface and the passivation properties. Analysing the case of
the carbon-doped buffer, due to the higher electric field in the buffer a buffer-induced CC
is expected. This effect was already reported for carbon-doped GaN buffers, and concluded
to be similar to what is observed in a reduced surface field (RESURF ) HFET [130]. The
RESURF effect in carbon-doped buffers originates from the ionized carbon atoms in the
GaN buffers which serve as an internal field plate (embedded in the GaN buffer) reducing
the effect of stress field on the surface.
In summary, CC and dynamic Ron degradation take place due to carrier capture in
traps. The surface-related CC is normally suppressed and controlled via the proper choice
of the passivation process. In the last section, it was shown that even with proper surface
passivation buffer-induced CC may still degrade the device dynamic properties, as in the
case of carbon-doped buffer. Simulations have also shown that for higher stress voltages
buffer-related trapping is the main cause CC. As a matter of fact, buffer-induced CC can
be seen as the last hurdle to overcome in order to achieve dispersion free GaN HFETs. Since
carbon doping in GaN buffer is nowadays indispensable for achieving higher blocking voltage,
it is essential to fully analyse and understand the dynamic properties of carbon-doped buffers
and the physics governing the trapping dynamics in the GaN buffer. The next three chapters
will focus, mainly, on characterizing GaN buffers under dynamic operation with special focus
on understanding of trapping and de-trapping processes.
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Figure 6.6: (a) Dynamic output characteristics for the optimized SiNX deposition process on
a carbon-free AlGaN/GaN HFET, showing CC of 5%. (b) Dynamic output characteristics
for the optimized SiNX deposition process on a u.i.d. AlGaN/GaN HFET, showing much
higher CC. (c) Schematic showing simulated structure used in simulating the electric field
distributions. Dotted lines show the poisitons where the electric field values were extracted.
(d) TCAD-simulated surface to buffer electric fields ratios for u.i.d (black) and carbon-doped
(red) buffers. Values above 1 indicate that the surface field is dominant while, values lower
than 1 indicate that the buffer field is dominant.
Chapter 7
Dynamic Characterization Techniques
for Buffers
The previous chapter have shown the effect of carrier trapping on the dispersion between
stressed and unstressed behaviour of GaN-on-Si HFETs. As discussed in chapter 4, carbon
doping is used to realize highly resistive GaN buffers. Carbon atoms occupy deep energetic
positions in the GaN band gap leading to long trap emission processes which is bound to
affect the dynamic properties of such buffers.
In this chapter, a detailed description and understanding of various characterization
techniques will be presented with the sole aim of characterizing buffer-related trapping effects.
A common feature in all of the buffer characterization techniques discussed in this work is the
use of the conductive silicon substrate as a back-gate. By applying different stress techniques,
several device stress conditions can be constructed without injecting charges onto the device
surface, and hence, the properties measured are purely buffer related.
7.1 Back-gate voltage ramp
This method was first performed by Uren et al. [131] on GaN-on-Si HFETs, in which a
bias ramp is applied to the conductive silicon substrate. The change in the buffer state
is then monitored by measuring the conductance between source and drain of a gate-less
structure with low VDS to assure biasing the 2DEG in the ohmic regime as shown in figure
7.1. In an ideal case, an insulating buffer without traps should behave as a simple capacitor
connecting the substrate and the channel. This yields a linear dependency between the
measured conductance and the applied substrate bias resembling, in this case, a simple
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FatFET measurement [132].
To visualize the effect of the back-gate voltage on the buffer state, TCAD simulations were
used. The simulations were performed on a simple AlGaN/GaN HFET structure omitting
the strain relief layer for simplicity. Moreover, the voltage was applied directly to the backside
of the GaN buffer via an ideal metal contact. The back-contact/buffer interface mimicked
an ideal Schottky contact, i.e. allowing no current to flow through the contact. This enabled
the simulations to predict only the electrostatic effect of the substrate bias on the channel
conduction. The effect of buffer leakage current and its effect on the dynamic properties will
be discussed in detail in later chapters. The simulation takes three cases into consideration:
• Trap-free buffer, which was referred to earlier as the purely capacitive coupling between
substrate and channel.
• n-Doped buffer, in which positively charged donors were inserted with a concentration
of N+D = 1× 10
17cm−3 in the buffer.
• p-Doped buffer, in which negatively charged acceptors were inserted with a concentra-
tion of N−A = 1× 10
17cm−3 in the buffer.
Doped buffers were chosen as a simple way to explain this technique as the state of
dopants is unchanged by applying external bias (as dopants are thermally ionized). This en-
ables visualizing the effect of positively and negatively charged traps located in the buffer on
the channel conductance. In the case of the n-doped buffer, the positively charged donors will
screen the applied negative substrate bias resulting in a weaker buffer field, and consequently,
weaker depletion of the channel. However in a p-doped buffer, the negatively charged ac-
ceptors will enhance the effect of the substrate bias resulting in a higher buffer field yielding
stronger channel depletion. Figure 7.2a shows the steady-state simulated conduction band
energy at a back-gate voltage of −50 V .
Figure 7.2b depicts the simulated channel conductance versus back-gate voltage for the
aforementioned three different buffer cases. The conductance value lies below the ideal line
in the case of ionized acceptors, and above for donors. With such a simple distinction, the
nature of traps in the buffer can be easily recognized. In the case of finite capture time1, the
conductance profile will lie in the shaded areas displayed in figure 7.2b.
Varying the sweep rate with which the substrate voltage is ramped should have a sig-
nificant effect on the traps capturing free carriers. For example, ramping the voltage too
fast would de-couple the slow traps (cannot follow the voltage signal) and the conductance
1As discussed in chapter 2 for capture and emission time constants
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Figure 7.1: Schematic showing measurement setup of the back-gate voltage ramp method.
Arrows highlight possible current paths during the measurement.
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Figure 7.2: (a) TCAD-simulated conduction band energy for intrinsic, n-doped and p-doped
buffers with −50 V applied substrate bias. Inset showing a schematic of simulated structure.
(b) Simulated back-gated voltage ramps for all three buffer cases; intrinsic, n-doped and
p-doped buffers. Shaded areas illustrate the dynamic regime with traps.
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should follow the ideal line. Ramping slowly enough would provide sufficient time for the
traps to charge/discharge. Moderate sweep rates would lead to a charge state of the buffer
which will be dependent on the dominant trap levels, consequently the resulting conductance
characteristics will lie in the shaded areas of figure 7.2b.
The measurement technique can be extended even further by performing a double back-
gate sweep (from 0 V to VSub and back). This additionally gives a direct indication of the
emission processes involved. In this case the measurement is divided into two segments.
During the to-sweep (from 0 V to VSub), electrons are captured in the deep traps leading
to a deviation of the channel conductance from the ideal line as explained above. During
the back-sweep (from VSub to 0 V ), the conductance profile reflects the emission process of
carriers from traps. These effect is normally sweep-rate dependent.
Figure 7.3a depicts a typical back-gate voltage ramp measurement performed on standard
AlGaN/GaN HFET with a carbon-doped GaN buffer with a ramp rate of 1 V/s. During the
to-sweep (from Vsub = 0 V to Vsub = −100 V ), the conductance profile is seen to deviate
from the trap-free line a clear indication of electron capture in the GaN buffer. During the
back sweep (from Vsub = −100 V to Vsub = 0 V ), the conductance profile remains lower than
the to-sweep conductance. By comparing the conductance value at the beginning (point (i))
and at the end (point (iii)) of the measurement, conductance loss at of approximately 35%
is observed. This conduction loss indicates trapped electrons in the buffer which were not
emitted during the course of the back-sweep.
To better understand the dynamics of trapping and de-trapping during a back-gate ramp,
drift-diffusion simulations were performed using TCAD. The same simulation structure pre-
sented earlier in this section was used. The carbon-doped buffer was realized by inserting
deep acceptors at 0.9 eV from the valence band with a concentration of 2 × 1017cm−3. The
simulated channel conductance is depicted as the solid line in the figure 7.3a for a simulated
back-gate voltage ramp of 1 V/s. During the course of the simulation, band diagrams were
recorded at three time points in the voltage ramp; at 0 V at the beginning of the measure-
ment (point (i)), at −100 V at the end of the to-sweep (point (ii)) and again at 0 V at the
end of the bias-ramp (point (iii)). The resulting band diagrams are illustrated in figure
7.3b. Initially (black curve in figure 7.3b for point (i) ), the band diagram represents the
un-stressed case recognized here by the flat energy in the GaN buffer. At the end of the
to-sweep (red curve for point (ii)), the band energy is seen to be elevated to 100 eV rep-
resenting the Vsub = −100 V . Finally after the back-sweep (blue curve for point (iii)), the
buffer energy does not go back to its initial state, in fact, a certain amount of trapped charge
has led to the increase in the buffer potential in the middle. This stored buffer potential
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Figure 7.3: (a) Back-gate voltage ramp measurement performed on a AlGaN/GaN HFET
structure with a carbon-doped GaN buffer (symbols). Decrease in channel conductance at
0 V after the back-sweep indicates trapped electrons in buffer. TCAD-simulated channel
conductance for the same sweep rate (Solid line). (b) Band diagram simulations showing
three band structures taken at 0 V (black) at −100 V (red) and again at 0 V after sweep
(blue). The increase in the electrostatic buffer potential is caused by the remaining trapped
charge after the measurement is finished.
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will in turn deplete the 2DEG giving rise to the conductance loss observed at the end of the
measurement.
7.2 Buffer electrostatic potential measurement
The buffer electrostatic potential (BEP ) reflects the amount of stored charge in the GaN
buffer. So far, BEP has been only considered in pure simulation scenarios [133]. Being able
to measure the BEP can give a quick insight into the buffer ability to store charge, which
eventually affects the transistor dynamic performance. To be able to qualitatively visualize
the BEP using back-gate bias ramps, two conditions have to be fulfilled. First, the buffer
has to be allowed enough time to charge (allowing the electrons to be trapped). Second, once
the buffer has been charged, the voltage ramp on the substrate has to be much quicker than
the discharge time of the buffer traps. To realize such conditions, the substrates should be
ramped slowly (e.g. 1 V/s) from 0 V to Vsub allowing the buffer to charge and then ramped
back rapidly (e.g. 50 V/s) to a positive Vsub bias to preserve the state of the charged buffer.
In this measurement technique, the substrate is ramped back not to 0 V but rather to
positive substrate bias until the channel reaches its original conductance. The BEP , in
this case, is directly related to the positive substrate voltage required to recover the initial
channel conductivity. It is worth noting, that the resolution of this technique depends greatly
on the back-sweep rate. In other words, the time needed to sweep to the positive Vsub bias
represents the detection threshold for emission processes.
This measurement technique is simulated using TCAD for the same simulation structure
as in section 7.1. The conductance simulation in figure 7.4a illustrates the to- and back-
sweep with different sweep rates. During the course of the simulation, band diagrams were
additionally recorded for the three given points i,ii and iii in figure 7.4a representing the
unstressed, the negatively biased and the positively biased substrate voltage . The resulting
band structures are depicted in figure 7.4b. The band structure simulation indicates that the
measurement technique does not yield the exact electrostatic buffer potential, but it rather
indicates the substrate voltage required to retrieve the original channel conductance, which
relates to the BEP after stress.
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Figure 7.4: (a) Back-gate bias ramp simulation with adjusted sweep conditions to show
the BEP . The BEP is directly related to the positive substrate bias required to achieve
the original channel conductivity. (b) Simulated band diagrams at three given time points
(highlighted on the left) indicating the buffer energy at thermodynamic equilibrium, negative
substrate bias and positive substrate bias.
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7.3 On-the-fly measurements
7.3.1 On-the-fly substrate stress bias
Degradation of the dynamic on-resistance due to higher drain-source stress voltages is con-
sidered as one of the most important issues for GaN-on-Si devices [134, 135, 136]. Contrary
to the back-gate voltage ramp, during an on-the-fly (OTF ) measurement, the substrate bias
is not ramped, but it is pulsed to a certain stress bias. This makes the OTF technique close
to actual dynamic bias conditions used on transistors. The OTF method was first proposed
as a technique to investigate threshold voltage stability for thin-oxide MOSFETs [137]. The
method has been since adopted for buffer characterization for GaN-on-Si [138, 139].
In this characterization technique, a series of negative back-gate bias pulses is applied
to the silicon substrate. The channel conductance is then measured between these stress
pulses when the substrate bias is at 0 V . Figure 7.5 illustrates the measurement waveform.
The time resolution in this technique is limited by the measurement time (during which the
stress bias is 0 V ). In this work, the OTF stress pulse length is 10 s and the measurement
pulse is 10ms in duration.
A typical OTF substrate stress bias measurement is shown in figure 7.6. The conductance
profile shows steady decrease in the channel conductance between 0 V and −150 V substrate
stress, followed by a steady conductance at about 20% of the original value.
7.3.2 On-the-fly substrate stress time
The OTF substrate stress time is regarded as a variation of the OTF technique. In this
method instead of changing the stress bias, the stress time is increased and the channel
conductance is measured between stress pulses. Figure 7.5 illustrates the measurement
waveform. For shorter stress times (ms regime), the effect of the capturing processes on
the channel conductivity can be visualized. For longer stress times, material degradation
or extremely slow trapping dynamics can be identified. This method will come to use in
chapter 9 when describing the trapping/de-trapping dynamics in the GaN buffer.
7.4 Time-dependent conductance spectroscopy
So far, all the discussed measurement techniques were aimed at the qualitative character-
ization of trapping dynamics. Time-dependent conductance spectroscopy TDCS is one of
the few characterization techniques used to extract trap activation energies. The robustness
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Figure 7.5: Schematic showing OTF setup for substrate bias ramp and substrate time ramp
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Figure 7.6: Standard OTF measurement performed on a carbon-doped GaN buffer. The
decrease in the channel conductivity with substrate stress bias indicates an increase in the
captured charge in the buffer.
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of this method lies in the accuracy of the data acquisition process. Current source meters
offer superior accuracy to impedance source meters. This gives current-based transient anal-
ysis an advantage over capacitance-based analysis found in deep level transient spectroscopy
(DLTS) measurements.
This method was first proposed for GaN-based devices by Joh and Del Alamo [140].
In this technique, the stress bias is applied to the conductive silicon substrate for 100 s.
Afterwards, the unstressed channel conductance is monitored over time using two ohmic
contacts. The resulting conductance spectrum, spanning preferably a four- to six-order time
frame, is then used to analyse the resulting emission processes. Figure 7.7 illustrates a
schematic of the measurement setup.
The analysis scheme relies on fitting the measured conductance with a multiple-exponential
function using a least-square fitting criteria. The fitting function can be given by:
σfit(t) = σ∞ + Σ
n
i=0Aiexp(
−t
τi
) (7.1)
which represents a summation of different exponential fitting functions equally spaced in the
time domain. In which, Ai is the amplitude of the ith exponential function and τi is the
exponential decay factor of the ith function. By varying the number exponential functions
n, the accuracy of σfit(t) can be enhanced. Taking the derivative of the fitted function with
respect to the logarithm of time (δσfit(t)/δlog(t)), the dominant exponentials on the time
axis (functions with maximum Ai) will give rise to peaks and valleys. These peaks and
valleys indicate different emission and capture processes, respectively (see figure 7.8a and
7.8b).
To extract the activation energy of emission processes, temperature-dependent TDCS
is normally carried out with the activation energy extracted from the Arrhenious plot of
the emission time constant for different temperatures according to equation 2.7 as stated in
[138, 139, 140, 141] :
τpeakT
2 =
exp(EA
kT
)
γσ
(7.2)
Here, τpeak is the time constant at which an emission peak is observed in the derivative of the
TDCS spectrum, T is the ambient temperature in Kelvin, γ = (υth/T
1/2)(NV /T
3/2) and EA
is the activation energy. The slope of ln(τpeakT
2) versus 1/kT gives the activation energy. In
this context, the extracted activation energy is a representation of a simple thermal emission
process. This assumes that the emission process undergoes no alteration due to the high
applied electric field. This assumption has to be treated with great caution. Although TDCS
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Figure 7.7: Schematic showing TDCS measurement setup, with susbtrate waveform depicted
on the right.
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Figure 7.8: (a) TDCS measurement (symbols) fitted with multi-exponential functions with
an n count of 4 (red) and 400 (blue). (b) Time derivative of the fitted functions with peaks
indicating emission processes and, consequently, trap positions. Higher n count enhances
the extraction accuracy revealing more details regarding emission processes.
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measurements are conducted at low bias (the voltage drop between the ohmic contacts is
1 V ), the stored charge in the buffer can lead to significant internal fields as seen from the
simulation in figure 7.3b. This internal field can lead to significant emission barrier lowering
through a field-dependent process (such as Poole-Frenkel conduction) leading to activation
energy extraction errors of up to 0.25 eV [142]. The difference in the zero-field activation
energy and the high-field activation energy can be calculated through the Poole-Frenkel
barrier lowering as follows [142, 143]:
EA(0)− EA(ξ) = ∆φPF = (
q3
πǫ
)α
√
ξ (7.3)
with EA(ξ) being the field dependent activation energy, EA(0) the zero-field activation energy,
ξ is the magnitude of the internal electric field, and α is a fitting parameter [143].
In summary, this chapter has shown introduced measurement techniques used to charac-
terize the dynamic buffer behaviour. These techniques will aid in understanding the carbon-
doped buffers presented in the next chapter.
Chapter 8
Dynamic characterization of
GaN-on-Si buffers
After the detailed description of the buffer characterization techniques in the last chapter,
an analysis of the dynamic properties of carbon-doped GaN buffers will be presented in this
chapter. The discussion focuses on two main areas affecting the dynamic behaviour of the
buffer. First the effect of vertical dislocations and their role in suppressing dynamic disper-
sion in the buffer will be presented. The second part in this chapter will analyse different
carbon incorporation techniques and investigate their effect on the dynamic properties of the
GaN buffer.
8.1 Effect of vertical dislocations on the dynamic prop-
erties of the buffer
Carbon doping has been used for achieving highly-resistive GaN buffers. However, owing to
the deep energetic position of carbon, carbon-doped GaN buffers suffer from high dynamic
on-resistance (Ron ) and current collapse (CC) as shown in chapter 6. This leads to numerous
disadvantages, such as the trade-off between the power rating and the switching losses of
GaN-based devices. To meet up with the required driving current (in that sense Ron), scaling
up GaN devices is often the strategy used to cope with the huge CC. By driving the device
at explicitly lower current density than it physically can (also known as device de-rating),
higher costs arise due to inefficient use of device area .
In literature, device modelling —taking in consideration the energetic position and cap-
ture cross section of carbon —has predicted higher values of CC and Ron than those of actual
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measured devices [133, 144, 145]. This discrepancy between simulations and measurements
has been attributed to the electrical properties of vertical dislocations found the GaN buffer
[144]. Vertical dislocations are one dimensional structural defects extending along the crys-
tal structure. Electronic and electrical properties of vertical dislocations in GaN have been
intensely studied [146, 147, 148, 149, 150]. Uren et al. [144] postulated that during device
electrical stress, current flowing through the dislocations leads to a faster discharge process
of the GaN buffer. This leads to lower CC and dynamic Ron. Therefore, understanding
the role of the vertical dislocations on the dynamic behaviour of carbon-doped GaN buffers
could help in controlling the buffer-induced CC and Ron degradation.
To investigate the role of the vertical dislocations, two sample structures (A and B) were
grown on 200mm p-doped silicon substrates. Both samples were grown in the same reactor
with the same layer thickness and growth conditions, with the only difference in the AlN
nucleation growth parameters. Changing the nucleation growth conditions leads to different
initial crystal formation, which in turn alters the dislocation density (and nature) found in
the subsequent GaN buffers. Both samples contained a 0.2µm AlN buffer and a 0.9µm
graded AlGaN staircase for strain engineering purposes. A 2µm carbon-doped GaN buffer
is then grown to realize a highly resistive buffer and a 0.2µm unintentionally doped GaN
channel. Finally, to realize the HFET, the structure was capped with a 20nm Al0.25Ga0.75N
barrier.
Both samples were subjected to simultaneous processing with BCl3-based mesa etching
and Ti/Al/Ni/Au (20/100/50/50nm) ohmic contacts annealed at 830◦C and finally, the
samples were passivated with 100nm PECVD SiNx. X-ray diffraction (XRD) measurements
for the AlN buffers indicate a higher dislocation density in sample B compared with sample
A, giving FWHM values of 593 arcsec and 745 arcsec for samples A and B for the (102)
reflex, respectively. Both samples exhibit comparable Hall mobilities (≈ 2000 cm2/V s) and
sheet resistances (≈ 300Ω/2). The vertical breakdown voltage for both samples was 680 V
(taken at a current density of 1A/cm2) with variations less than 5% over the wafer radius.
8.1.1 Buffer dynamic characterization
Back-gate voltage ramps were performed for the two samples sweeping the substrate bias
from 0 V to −300 V (to-sweep) and back again to 0 V (back-sweep) with 1 V/s ramp rate.
Figure 8.1a and 8.1b show the channel conductance for both samples. During the to-sweep,
both samples display conductance values lower than the intrinsic buffer line, an indication of
electron trapping in acceptor traps. When comparing the to- and the back-sweeps, significant
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difference can be seen. Sample A displays a lower conductance in the back-sweep (moving
further away from the ideal capacitive line) indicating an emission process with a longer time
constant than the sweep time. As for sample B, the back-sweep shows higher conductance
than the to-sweep (moving towards the ideal buffer line), indicating that the negative trapped
charge is discharging faster. This can be attributed to the higher vertical dislocation density
found in sample B, acting as discharge paths for the buffer [133, 144].
To investigate the buffer state after stress, BEP measurements 1 were carried out. The
substrate bias was swept from 0 V to −200 V with 1 V/s and back to 200 V with 50 V/s.
As displayed in figure 8.2a and 8.2b, the voltage required to recover the original channel
conductance varies strongly between the two samples. This points out to the difference in
the amount of trapped charge between the two samples. For sample A, the BEP bias is
about 200 V however, for sample B it is only 70 V . The difference in the extracted BEP
reflects the different buffer states of the two samples before the back-sweep. For sample B
(higher dislocation density) the BEP is significantly lower as the buffer discharges faster
through the dislocations.
OTF measurements as described in subsection 7.3.1 were conducted as well. The resulting
dependence of the channel conductance on the back-gated stress pulse train is depicted in
figure 8.3a. Sample A shows a steady decrease in the channel conductance with the stress
voltage. This implies an increasing density of captured electrons with higher stress. In
contrast, sample B a conductance minimum is observed at −125 V , after which the channel
conductance begins to recover. This observation implies that for higher substrate stress,
internal discharge through the vertical dislocations will aid in the recovery of the channel
conductance.
To investigate the origin of the channel conductance minimum, vertical buffer resistivity
was measured. To try and reproduce theOTF stress conditions, a slow-stepped buffer voltage
was applied and the vertical buffer leakage current was measured. The derivative of the buffer
resistivity with respect to the vertical voltage (depicted in figure 8.3b) is an indication of the
conduction type in the buffer. If the derivative of the buffer resistivity crosses the zero-line,
a change in current conduction from non-resistive to resistive is expected. This change in
the conduction behaviour of the buffer can be due to current flowing through the vertical
dislocations. For sample B in figure 8.3b, the curve crosses the zero-line at −125 V while for
sample A is seen to cross the zero-line at −350 V .
To extract the activation energies of the trap levels, TDCS measurements were per-
formed. The time derivative of the channel conductance over a six-decade time spectrum
1see section 7.2
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Figure 8.1: (a) Back-gate voltage ramp for sample A with ramp rate of 1 V/s. The back-
sweep (red curve) shows lower conductance indicative of trapped electrons in the GaN buffer.
(b) Back-gate voltage ramp for sample B with ramp rate of 1 V/s. The back sweep shows
higher conductance indicative of a faster emission process.
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is illustrated in figure 8.4a for room temperature. Two dominant peaks are seen for every
sample. A peak, T1, is observed for both samples. Additionally, sample A shows a carrier
emission peak T2 at about 10 s while, sample B features a much faster emission process T3
at about 300ms. Extracting the activation energies from the temperature-dependent TDCS
measurement (Arrhenius plot shown in figure 8.4b), the T1 and T2 peaks give rise to an
activation energy of 0.7 eV and 0.75 eV , respectively2. However, T3 results in a significantly
lower activation energy of 0.36 eV .
The lower activation energy found in sample B is an indication of a different emission
process. As explained in Mehari et al. [151], the emission process can be broken down
into two major sub-processes; (i) the emission of the charge carrier from the trap and (ii)
the transport of the charge carrier to a carrier reservoir (contact, substrate, 2DEG, ...etc.).
What is seen here is, in essence, the same observation. The lower activation energy could
be directly attributed to charge transport along the dislocation line [133, 144]. More on the
different emission processes and their dynamics will be discussed in detail in chapter 9.
8.1.2 Model and Simulation
TCAD simulations were used to reproduce the previous findings. Acceptor-like traps were
inserted in the GaN buffer shifting the Fermi level just below the middle of the band gap
resulting in a slightly p-doped GaN buffer with a hole density of about 103 cm−3 [106].
Since the electrical and physical properties of threading dislocations are still under debate
[88, 89, 152, 153, 154], the aim of the simulation is to qualitatively reproduce their electrical
behaviour.
The modelling of dislocations was divided into two parts: (i) equidistant donor-like trap
regions were placed inside strain relief buffer (with ND = 5 × 10
17cm−3 and EA = 0.1 eV
from the conduction band) acting as electrical shorts between the substrate and the GaN
buffer. These artificial current paths would occupy approximately 5% of the total device
volume, and they represent the vertical dislocations in the epitaxy. (ii) Two highly n-doped
regions were extended under the ohmic contacts acting as shorts between the 2DEG and the
GaN buffer. These regions represents the dislocations due the the high-temperature anneal
process of the ohmic contacts. A schematic of the simulated structure is shown in figure 8.5a.
The simulated structure was 50µm long, resting on a 5µm thick p-doped silicon substrate
acting as a back contact. More details on the simulation can be found in appendix A.
2Arrhenius plot for T 1 of sample B (not shown in the figure 8.4b) gave the same activation energy of
0.7 eV .
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Figure 8.5: (a) Schematic illustrating the simulated structure in TCAD. equidistant n-doped
regions are used to model vertical dislocations from the silicon substrate to the GaN buffer.(b)
Simulated back-gated voltage sweep at 1 V/s with (red) and without (black) vertical dislo-
cations. Simulations can reproduce the measurements.
Back-gate voltage ramp measurements were simulated with and without vertical dislo-
cations to account for sample B and sample A, respectively. Both structure variations were
ramped with 1 V/s from 0 V to −300 V and back. Simulation results are shown in figure 8.5b.
In the absence of threading dislocations (similar to sample A), the back-sweep shows lower
conductance than the to-sweep as a result of long emission time from the traps. By inserting
vertical dislocations (similar to sample B), higher channel conductance in the back-sweep is
noticed leading to a more efficient emission process. This reproduces what was observed in
the back-gate measurements in figures 8.1a and 8.1b.
Time-dependent band diagrams were recorded during simulations recreating the same
conditions of the TDCS measurements at room temperature. The variation in the band
energy over time provides an insight into the buffer potential and its evolution during the
TDCS measurement. Figures 8.6b and 8.6a display simulated band energies at 10ms, 1 s,
10 s and 1000 s after a −200 V stress pulse. These figures depict two important effects: First,
the buffer potential after 10ms is much lower for the case of a high density of threading
dislocations than that of the standard case. Second, the rate at which the buffer discharges
(lowering of the band diagram towards the steady-state case) is much faster in the case
of threading dislocations. This in turn allows for faster recovery of channel conductance.
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Figure 8.6: Simulated band diagrams taken at different time stamps for structures (a) with-
out and (b) with vertical dislocations.
This means that not only do the threading dislocations help in discharging the buffer but
also the buffer potential after stress is noticeably lower in case of electrically active vertical
dislocations in consistency with the results from the BEP measurements.
8.2 Effect of different carbon doping techniques on dy-
namic buffer properties
Carbon doping has been traditionally achieved through incorporation of carbon from the
metal-organic precursor during the growth process [113, 155, 50] in a so called auto-doping
technique. To achieve high carbon concentrations (≈ 1 × 1019 cm−3), growth temperature,
pressure and V/III ratio have to be substantially decreased. This entails inferior crystal
quality leading to a higher dislocation density yielding lower blocking voltages and electron
mobility in the channel [152].
Lately, extrinsic carbon doping of GaN buffers has been gathering momentum as a method
to incorporate carbon whilst maintaining growth parameters optimized for crystal qual-
ity. Hydrocarbons are the obvious candidates for this process, with hydrocarbons such as
propane, methane and ethene already giving positive results [156, 157, 158].
In this section, a detailed comparison between un-intentionally doped (u.i.d.), auto-doped
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and extrinsically doped GaN buffers will be presented. With the aid of DC and back-gated
dynamic measurements, the impact of each doping scheme on the transistor performance as
well as the dynamic properties of the buffer will be highlighted. All samples were grown
on 1.15mm thick p-doped silicon substrates. A 1µm strain relief layer was grown which
consisted of a high-temperature AlN layer and a step-wise graded AlGaN buffer. Afterwards,
a 2µm thick carbon-doped GaN buffer was grown in which the carbon incorporation method
was varied. The u.i.d. buffer had low carbon density (< 5 × 1017cm−3), the auto-doped
buffer had a high carbon doping level (∼ 2 × 1019cm−3) achieved through lowering the
growth temperature to 970◦C, V : III ratio to 230 and reactor pressure of 50mbar. Finally,
the extrinsic carbon-doped buffer was grown under u.i.d. conditions but with extra carbon
incorporation through a 1-Hexene source yielding the same carbon level as in the auto-doping
sample3. All samples were then capped by a 200nm u.i.d. GaN channel, a 1nm AlN spacer,
a 19nm AlGaN barrier and a 3nm GaN cap. Test structures and contacts were processed
in the same manner as the previous section.
8.2.1 DC, C-V and XRD Characterization
Standard DC characterization was performed to confirm the basic functionality of the grown
structures. Vertical I-V measurements (figure 8.7a) reveal a higher blocking voltage for the
carbon-doped buffers, with no clear degradation through extrinsically doping the GaN buffer.
Hall measurements (figure 8.7b) showed significant degradation in the channel mobility
due to auto-doping which points out to the presence of ionized carbon atoms near the bar-
rier/channel interface or to the inferior crystal quality of the auto-doped buffer.In contrast,
the extrinsically doped sample channel mobility is seen to be comparable to that of the
u.i.d. sample indicating the high epitaxial quality of the GaN buffer under 1-Hexene doping
conditions.
Additionally, C-V measurements were performed on circular diodes to evaluate the barrier
quality and the pinch-off characteristics of the HFETs. As shown in figure 8.7c both the u.i.d.
and the extrinsically doped samples show identical C-V curves indicating no degradation in
the HFET quality due to carbon incorporation. The auto-doped sample shows a slight pre-
mature pinch-off which can be attributed to an uncontrolled carbon doping profile in the
GaN buffer, as already discussed in the chapter 5.
X-ray diffraction measurements shown in figure 8.7d indicate a significantly better crystal
quality when using extrinsic doping in comparison to auto-doping. The FWHM values for
3Carbon levels were confirmed using SIMS measurements
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Figure 8.7: (a) Vertical I-V measurements performed on the three structures showing the
effect of auto-doping and extrinsic carbon doping. (b) Hall measurements performed on
all samples indicating a lower channel mobility for auto-doping. (c) Capacitance-voltage
measurements performed on all three samples indicating the effect of auto-doping on channel
depletion. (d) XRD measurements performed on the three samples indicate a better crystal
quality when using 1-Hexene in comparison to auto-doping.
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both the (102) and the (002) reflexes show that the crystal quality of extrinsic doped GaN
buffer is comparable with that of the u.i.d. buffer.
DC and C-V characterization point out to the advantages of extrinsic doping using 1-
Hexene. As seen form the previous results, the blocking capability of the GaN buffers were
not affected when using the 1-Hexene source whereas the impact of the enhanced material
quality on mobility and XRD measurements tips the scale in favour of extrinsic doping in
comparison to auto-doping.
8.2.2 Dynamic buffer characterization
After confirming the device functionality under DC and C-V conditions, an in-depth dynamic
buffer characterization is performed. First and foremost, back-gate voltage ramp measure-
ments were conducted to analyse trapping properties found in each buffer. Figure 8.8a, 8.8b
and 8.8c depict the measurements for each buffer.
In the case of the u.i.d. buffer, it can be seen in the to-sweep that the channel conductance
follows the purely capacitive line down to −50 V before deviating, indicating trapping of
electrons. This can be attributed to deep traps being electrically visible at higher substrate
voltages. This shows that even for u.i.d. buffers, dynamic buffer dispersion is present. The
back-sweep displays significantly lower channel conductance back to 0 V which shows that
the captured carriers are not emitted during the time frame of the back-sweep. Conductance
loss of 50% can be observed when comparing the 0 V channel conductance before and after
the back-gate voltage ramp.
For the auto-doped sample, the measured conductance instantaneously deviates from
the capacitive line, indicating a more effective capture process already at −10 V substrate
voltage. This process becomes self-limiting for substrate voltages lower than −50 V , which is
seen in figure 8.8b as the conductance plateau between −50 V and −200 V . The explanation
for this phenomenon could entail a lot of complicated trapping/de-trapping processes taking
place at the same time. This confirms that the incorporation of carbon using auto-doping is
difficult to control yielding carbon traps at different energetic positions and more likely of
different species (i.e. acceptor, donors, acceptor-donor complexes). The back-sweep shows
a much more complicated conductance profile, nevertheless, a significant conductance loss
is still observed at 0 V amounting to 75% of the initial channel conductance (compared to
only 50% for the u.i.d. case).
Finally, the extrinsically doped buffer shows also a deviation form the purely capacitive
line till −20 V . Additionally, small hysteresis in the back-sweep and a moderate loss of
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Figure 8.8: Back-gate voltage ramp for (a) u.i.d. buffer, (b) auto-doped buffer and (c)
extrinsically doped buffer. Dotted grey line shows a trap-free capacitively coupled buffer.
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conductivity at 0 V is observed. This implies a faster response from the carbon traps when
using the extrinsic doping technique.
With back-gated voltage ramp measurements indicating a better performance for extrin-
sic doping, OTF measurements were performed on all three samples (illustrated in figure
8.9). For the u.i.d. buffer, a steady decrease in the channel conductance is observed at higher
substrate biases. As for the auto-doped and extrinsically doped samples, a sharp decrease
in the conductance is seen at −50 V followed by a substantial channel conductance recovery
between −50 V and −300 V .
As concluded from the previous section, vertical dislocations act as discharge paths for
the GaN buffer. The higher the dislocation density, the easier it is for the buffer to discharge
under higher stress fields. Observing the OTF measurement in figure 8.9 in conjunction
with the XRD FWHM measurements in figure 8.7d, the partial recovery of the channel
conductance can be clearly correlated to the crystal quality ((102) FWHM values). For
the u.i.d. sample with the lowest FWHM value no significant channel conductance recovery
was observed. As for the auto-doping and the extrinsic doping cases, the channel recovery
correlates with the FWHM values. The auto-doping sample is showing the highest FWHM
of 700 arcsec and 65% channel recovery at −300 V . Meanwhile, the extrinsic doping shows
a FWHM value of 600 arcsec and 50% channel recovery at −300 V .
TDCS was measured for all three samples after applying a substrate stress of −200 V
for 100 s. The measured conductance was then differentiated over time, and the resulting
spectrum is depicted in figure 8.10. Two main emission peaks can be recognized, T ∗ which
is present for all doping techniques and T1, T2 and T3 for u.i.d., auto-doping and extrinsic
doping, respectively. The activation energies were extracted from Arrhenius plots and are
shown in the table in figure 8.10. T ∗ can point out to carbon-related thermal emission
(0.9 eV ). The other three activation energies (T1, T2 and T3) do not relate to any known
trap energy level even with extreme barrier reduction factors (φPF in equation 7.3).
To investigate the origin of these activation energies, the time derivative of the buffer
conductance was plotted in conjunction with the time derivative of the channel conductance.
As seen in figure 8.10, the faster emission processes responsible for T1, T2 and T3 are cou-
pled with a decrease in the buffer conductance4. A change in the buffer conductance is an
indication of a vertical charge movement in the buffer. This shows that the smaller activa-
tion energies seen here are more of a charge re-arrangement process rather than a thermal
emission process. Another important observation is the time shift between the change in the
buffer conductance and the channel conductance. This time shift reflects the electrostatic
4Observed as maxima and minima in in graph 8.10
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Figure 8.9: OTF measurements for u.i.d. (black), auto-doping (red) and extrinsic doping
(blue).
coupling between the channel potential with regard to a change in the buffer potential. In
other words, it represents how long it takes for the channel potential to reflect the changes
in the buffer potential. This again confirms that the phenomenon seen here is a charge
transport related, due to the finite time required for the effect to be seen on the channel
conductance.
8.2.3 Model and simulation
To help understand the charge movement processes in a buffer and the time latency between
channel and buffer conductances, a simple R-C equivalent circuit was constructed. Using this
approach, complex charging and discharging processes can be easily modelled through simple
passive circuit elements [106, 131, 133, 159]. The equivalent circuit models the epitaxial
structure as a stack of R-C pairs in series connected to the gate of an ideal FET. This ideal
FET models the current flowing through the channel. This stack of R-C pairs represents the
time-dependent electrostatic coupling between the epitaxial layers. In other words, the R-C
pairs represent the time delay between applying the stress bias and its transfer to the next
layer. To include the DC background vertical leakage, extra parallel resistances have been
added. The resulting equivalent circuit is depicted in figure 8.11a.
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The origin of the time shift between the channel and the buffer conductance can be clearly
seen from the equivalent circuit. The GaN channel R-C pair is responsible for delaying the
effect of the buffer potential onto the channel. Figure 8.11b illustrates SPICE-simulated
TDCS measurements based on the proposed equivalent circuit. The time shift between
the buffer conductance minimum and the channel conductance maximum is successfully
reproduced. By removing the channel R-C pair (dashed line), a purely resistive coupling
between the buffer and the channel is seen. In this case, the maximum and the minimum of
the channel and the buffer conductance align on the time axis.
Each R-C pair acts as a charging/discharging path for the applied voltage on the silicon
substrate. Depending on the transport properties of the buffer (in this case, the GaN:C
R-C time constant), faster or slower channel discharging is possible. SPICE-based TDCS
was simulated for different buffer time constants, τBuffer. The resulting channel and buffer
conductance spectra are seen in figure 8.11c. The agreement between the spice-simulated
and the measured TDCS in figure 8.10 confirms the origin charge movement processes in
the buffer.
From these simple simulations, it is clear that the charge transport in the buffer has
a significant effect on discharging processes. Understanding the dynamics of the charge
transport in the GaN buffer will lead to a better perception of the discharging processes, and
eventually, to a design of GaN buffers. For this reason, the next chapter will investigate, in
detail, the trapping and the de-trapping dynamics from the perspective of charge transport,
capture and emission.
In this chapter, dynamic buffer properties were investigated with the aid of back-gated
measurements. The role of vertical dislocations was highlighted in achieving faster discharge
through these electrically-active current paths. In the second part of this chapter, differ-
ent carbon incorporation techniques were investigated. Extrinsic doping was proposed as a
method for achieving high blocking voltages without severely compromising the crystal qual-
ity. The dynamic properties of 1-Hexene-doped buffers have shown a clear advantage over
normal auto-doped buffers. A deeper look at the transient properties revealed a two-step
emission process in which the charge transport in the GaN buffer plays a very important
role. In the next chapter, a closer look at the trapping and de-trapping effects will be taken
with the aim of understanding charge transport in the buffer during and after stress.
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Figure 8.11: (a) Equivalent circuit model for the epitaxial stack used, each layer is modelled
as an R-C paired with a parallel resistance to model the background leakage current. (b)
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Chapter 9
Trapping and de-trapping dynamics
in carbon-doped buffers
In the previous chapter, the effect of carrier trapping in carbon-doped buffers was extensively
investigated. Extraction of activation energies of certain emission processes has yielded values
significantly lower than those of the carbon energetic position in the GaN buffer. Charge
transport has been proposed as a possible mechanism for such activation energy values.
In this chapter, some of the previously explained back-gated techniques will be used as a
starting point for the analysis of the capture/emission dynamics found in the GaN buffer.
This analysis will take into consideration the charge transport and its effect on the recovery
of the channel conductance.
9.1 Capture and emission dynamics
To be able to explain the complex trapping and de-trapping processes, the capture and emis-
sion processes have to be broken down to smaller sub-processes. For this, new terminology
has to used. When looking at the capture and emission of charge carriers in traps, the
processes can be divided into the following sub-processes:
(i) A carrier capturing process1 is a process during which the free charge carriers are cap-
tured in deep (empty) traps.
(ii) A carrier transport process2 is a process during which the spatial position of the captured
charge is being altered through field-assisted trap-to-trap hopping mechanisms. This
1referred to as capture process from now onwards
2referred to as charge transport from now onwards
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means that the charge carriers are not emitted back to either the conduction or the
valence band, but rather re-captured by a neighbouring empty trap.
(iii) A carrier emission process 3 is a process during which the charge carriers are emitted
from the deep (full) trap to either the conduction or the valence band.
All of the characterization techniques explained in chapter 7 used the channel conductance
to probe the charge-state of the buffer. However, the impact of the trapped charges on the
channel conductivity plays a different role according to their position relative to the 2DEG.
Using simple electrostatics, one can conclude that trapped carriers located close to the 2DEG
will play a more influential role in depleting the 2DEG than those further away from the
2DEG. Therefore, a change in the value of the channel conductance during a back-gated
measurement may not only stem from charge carrier trapping/de-trapping but may as well
come from a change in the trapped charge position (charge transport). Figure 9.1 proposes
the new understanding of capture and emission processes taking the charge transport into
account during and after a stress measurement.
During the stress pulse (upper left part of figure 9.1), a capture process starts in which
electrons are trapped at the bottom of the GaN buffer. During this process, a minimal
change is observed in the measured channel conductance due to the weak electrostatic cou-
pling between the 2DEG and the negatively charged acceptors. The source of the captured
electrons can be explained with the aid of the results from chapter 3. Inversion electrons
are injected into the buffer and are captured at the buffer/strain relief layer (SRL) interface
through a Poole-Frenkel conduction mechanism as concluded in this chapter.
As stress time increases (upper right part of figure 9.1), a charge transport process is
observed during which the trapped charge move towards (through trap-to-trap field-assisted
mechanisms) the buffer/channel interface. The new location of the trapped charge now will
lead to strong depletion of the 2DEG which will be observed as a decrease in the channel
conductance.
Directly after the removal of the stress pulse (bottom left part of figure 9.1), the substrate
bias will be at 0 V while the buffer is negatively charged (high buffer potential). This would
initiate again a charge transport process. Only this time the charge transport is towards
the buffer/SRL interface. The charge transport across the buffer will take place after a
certain time τbuffer which was observed in chapter 8. A noticeable channel conductance
recovery is expected during this process as the trapped charge will move away from the
2DEG. Eventually, trapped charge at the buffer/SRL interface will be emitted through
3referred to as thermal emission from now onwards
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Figure 9.1: (upper) Schematic showing the capture and transport processes during a stress
pulse. (lower) Schematic showing the transport and thermal emission processes after a stress
pulse. The schematic highlights the change in the 2DEG carrier density as well.
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Figure 9.2: (a) OTF measurement during which the stress time is swept and the channel
conductivity is monitored versus time. (b) TDCS measurement showing buffer discharge
over 1000 s. A two-step discharge process is observed, referred to as charge transport and
thermal emission.
thermal emission process (bottom-right part of figure 9.1), which will lead to the steady
state value of the channel conductance.
In order to visualize the previously discussed effects, two measurement techniques were
chosen to explain the trapping/de-trapping effects during and after a stress pulse. The
OTF substrate stress time measurement (described in subsection 7.3.2) was used to monitor
the buffer state during the stress pulse, while standard TDCS described in section 7.4
measurement was used for the analysis after the stress pulse. Measurements were performed
on AlGaN/GaN HFET structures with carbon-doped buffers from the previous chapter.
Figure 9.2a depicts the channel conductance versus stress time during the OTF mea-
surement. The effect of the stress bias can be seen as a two-step decrease in the channel
conductance. The first decrease in channel conductance appears between 20ms and 200ms,
during which the channel conductance decreases to about 80% of its original value. A sec-
ond decrease in the channel conductance takes place approximately from 800ms to 10 s,
during which the channel conductance drops to 10% of its original value. This indicates two
different trapping processes. As explained earlier, it can be argued that the fist process oc-
curs near the GaN buffer/SRL interface in which electrons are trapped in the carbon traps.
As the stress time increases, the second decrease is seen which can be assigned to charge
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transport of the capture charge closer to the channel/buffer interface.
Figure 9.2b displays TDCS measurement over 1000 s. A two-step increase in the channel
conductance is observed in this case. The fist increase represents the transport process
from the channel/buffer interface towards the SRL. The second increase represents the
thermal emission from the carbon acceptors during which the carbon acceptors residing at the
buffer/SRL emit the trapped electrons. By analysing the two measurements together (OTF
and TDCS), the trapping and de-trapping processes re-construct the proposed scenario
presented in figure 9.1.
9.2 Analysis, model and simulation
9.2.1 During a stress pulse
To confirm the existence of the transport process in the GaN buffer, self-consistent drift-
diffusion simulations were performed. The simulations were based on current-continuity
equations and Fermi-Dirac distributions. A simple backward Euler numerical method was
used to simulate the transient behaviour of the structure. The simulated structure resembles
the actual epitaxial layers presented in the previous chapter. The only difference in the
simulated structure was the step-graded AlGaN interlayer which was simplified to a linear-
graded AlGaN layer with the same thickness and a ramped aluminium content from 100%
at the silicon interface down to 0% at the GaN buffer. A similar simulation approach was
already shown in Pooth et al. [159]. In this work, the same approach will be adopted but
for characterization of charge transport during a stress pulse rather than during a back-
gated voltage ramp. The semi-insulating GaN buffer was realized through 2 × 1017 cm−3
deep acceptor traps placed at 0.9 eV above the valence band. These deep acceptors were
introduced to compensate the background n-doping of GaN, which was represented as 5 ×
1016 cm−3 shallow donors 0.1 eV from the conduction band, resulting in a slightly p-doped
GaN buffer. Finally, 5 × 1016 cm−3 shallow donors 0.1 eV from the conduction band were
inserted to model the u.i.d. channel.
The OTF stress signal was applied during which the substrate bias was pulsed to −200 V
for different stress times Toff . Between stress pulses, the substrate was pulsed back shortly
for time period of Ton during which the buffer status (band diagram, ionized traps, ...etc.)
was recorded. The pulse rise and fall edges were set at 2ms and Ton at 5ms as illustrated in
figure 9.3a. Band diagrams and ionized trap distributions were simulated after t1 = 100ms,
t2 = 1 s, t3 = 10 s and t4 = 100 s stress times (all of which were recorded at Vsub = 0 V ).
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Figure 9.3: (a) Pulse waveform used in the simulation. (b) Band diagrams during the
aforementioned time points, highlighting the change in internal field during a stress pulse.
(c) Space charge concentration during a stress pulse. The figure shows the charge movement
during a stress pulse, with trapped electrons originating at the interlayer/buffer interface
and with stress time moving towards the buffer/channel interface.
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The simulated band diagrams and ionized charge (space charge density) distribution are
depicted in figure 9.3b and 9.3c, respectively. These figures illustrate the buffer state after
each stress point. By plotting the space charge with the band diagram at different points,
trapped-charge distribution and its effect on the 2DEG density can be explained. To be able
to track the charge movement, the thermodynamic equilibrium state was also simulated as
a reference (grey lines in figures 9.3b and 9.3c)
At every interface, a space charge region will form depending on the ionized trap density
on each side of the interface. The net charge of space charge density (N+D − N
−
A ) at the
buffer/channel interface will define the change in the 2DEG density due to its close vicinity
to the channel. This will take place while holding charge neutrality conditions over the whole
structure4.
For example at 0 s, the integration of the space charge density across the channel/buffer
interface gives zero. This indicates that the negatively charged acceptors in the GaN buffer
are counterbalanced (completely screened) by the positively charged donors in the u.i.d.
channel. At the 0.1 s time point (black curves), an increase in the negatively charged trap
density is observed at the buffer/SRL interface. This leads to band bending in the GaN buffer
and the maximum field in the buffer is found to be closer to the GaN buffer/SRL interface. At
stress time of 1 s (red curves), an increase in the negatively charged trap density is observed
at the buffer/channel interface. Simultaneously, a decrease in the density is observed at the
buffer/SRL interface. This represents the charge transport process. The effect of the charge
transport is visible on the band structures as well, with band bending shifting towards the
buffer/channel interface. Increasing stress time further (blue and green curves) results in
increasing the negatively charged trap density at the channel/buffer interface. At the same
time, an increase in the GaN buffer band bending with the bending shifting towards the
channel is observed.
Finally, to visualize the charge transport effect on the channel conductance, the OTF
channel conductance was simulated for a 100 s OTF signal. The simulation result shown in
figure 9.4 reproduces the measurements with the two-step decrease in the channel conduc-
tance due to charge capture and charge transport.
9.2.2 After a stress pulse
As proposed from figure 9.1, after the removal of the stress bias a charge transport is expected
to take place. This has been also observed in the last chapter with activation energies as low
4charge neutrality conditions can be assumed in this case as the substrate voltage at this point is 0V .
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Figure 9.5: (a) A schematic showing different charge transport paths. Electrons can be
transported laterally to the ohmic contact regions (red arrow) or vertically through the GaN
buffer and SRL (blue arrow). (b) Normalized time derivative of channel conductance during
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as 0.15 eV extracted from temperature-dependant TDCS measurements. Small activation
energy has been regarded as an indication of a process more efficient than thermal emission.
Charge transport can take place vertically in the direction of the SRL or laterally to the
ohmic contacts. Ohmic contacts when annealed at high temperatures form metal spikes ex-
tending deep in the buffer and acting as electrical shorts [160, 161, 162]. Figure 9.5a displays
a schematic of the possible transport paths in the buffer. Both τtrans1 and τtrans2 represent
the transport time constant for lateral and vertical paths, respectively. One way to separate
between the two different transport paths is by varying the distance of the ohmic contacts
during the TDCS measurement. For large contact separation, lateral discharge plays a less
dominant role in channel conductance recovery. This makes charge movement limited by the
transport mechanisms to the SRL. This effect can be seen in figure 9.5b, in which a TDCS
measurement was performed on a 5µm and a 50µm TLM structures. The time derivative of
the channel conductance shows a dominant transport peak for smaller spacings (in this case
5µm) which indicates that the conductance recovery process is mainly limited by lateral
transport of to the ohmic contacts (τtrans1 path in figure 9.5a). This measurement technique
can be extended even further by performing a temperature-dependent TDCS on different
contact spacings. By extracting the activation energy for the charge transport process, more
information can be gained on the vertical and lateral transport processes in the GaN buffer.
This however extends beyond the scope of this work.
Using the same simulation structure as in subsection 9.2.1, a −200 V stress signal was
applied to the structure for 100 s. Afterwards, the stress bias was removed and the structure
was simulated (for un-stressed conditions) for an additional 104 s. Simulated band diagrams
(figure 9.6b) and space charge density (figure 9.6c) were recorded and used to aid in under-
standing the charge transport/emission process. The band diagrams and the space charge
density were simulated at five time stamps t0, t1, t2, t3 and t4 as displayed in figure 9.6a.
The same analysis is applied as in the case discussed earlier during the stress pulse, by
observing the change in the trapped charge density in conjunction with the band diagrams
charge movement and emission processes can be analysed.
Directly after the release of the stress pulse (black curve in the figures for 0 s), high
density of trapped charge is observed at the channel/buffer interface, this leads to strong band
bending near this interface. 0.1 s later (blue curve), a decrease in the trapped charge density
at the channel/buffer interface accompanied by a simultaneous increase in the trapped charge
in the buffer/SRL interface is observed. This leads to lowering of the band energy at the
channel/buffer and an increase in the band energy at the buffer/interlayer interface. This
process is visible until 1 s, indicating a charge transport process. After 10 s, a decrease in
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Figure 9.6: (a) Pulse waveform used in the simulation indicating timestamps during which
the band diagrams were simulated. (b) Band diagrams simulated at the highlighted time
stamps after a −200 V stress pulse, highlighting the change in internal field during a stress
pulse. (c) Space charge density simulated at the highlighted time stamps after a −200 V
stress pulse.
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the total density of trapped charge is observed indicating a thermal emission process taking
place5. The simulations again confirm the charge transport process followed by a thermal
emission process seen in figure 9.2b. The simulations in the past two subsections predicted
the same sequence of which charge transfer and charge capture and emission is seen in the
OTF and the TDCS measurements, respectively.
9.3 Effect of electrical field stress on charge transport
and extracted activation energy
In the last subsection, the emission process, as a whole, was simulated and analysed. The
extracted activation energy for the charge transport process does not reflect any thermal
emission process but rather an effective energetic barrier for charge transport (or hopping)
across the buffer. Both processes are represented schematically in figure 9.7a. So far, this
hypothesis was only supported through results obtained from drift-diffusion simulations.
The field-dependent nature of the charge transport effect makes it easily detected through
varying the applied stress voltage during the TDCS measurements. By varying the stress
bias, the internal electric field after stress will vary as well. This will lead to a different
charge transport process changing their effective time constant. Figure 9.7b displays the
time derivative of a TDCS measurement performed after different stress biases. The shift
of the transport-related peak towards smaller time constants confirms the field dependency
of this effect.
In section 7.4, it was pointed out that in case of a Poole-Frenkel-assisted emission, the
extracted activation energy has a field-dependent component. According to equation 7.3, the
activation energy should follow a linear relation with the square root of the internal electric
field. The TDCS measurement from figure 9.2b was performed at different temperatures
and the activation energies were extracted for different stress biases and plotted versus the
square root of the electric field. Due to the non-uniformity of the internal electric field in
the GaN buffer, the values of the electric fields were extracted from previous simulations for
the same stress biases. The resulting relationship, shown in figure 9.7c, indicates a linear
dependency on the square root of the internal electric field giving a strong indication of a
Poole-Frenkel barrier lowering effect. The extrapolation in the figure results in a zero-field
activation energy of 0.41 eV which yields an emission barrier lowering difference, ∆φPF , of
5A total decrease in the trapped charge means that the trapped charge density decreases at a certain
interface and no increase in trapped charge is observed anywhere else.
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Figure 9.7: (a) Schematic showing charge transfer process and thermal emission process in the
GaN buffer. Each process will yield a different activation energy from TDCS measurements
with the latter reflecting the actual trap position above the valence band. (b) Time derivative
of various TDCS measurements taken after several stress biases. The figure illustrates the
effect of the stress fields on shifting the transport effect towards smaller time constants. (c)
Extracted activation energies at different stress biases, linear fit shows the linear dependency
with the square root of the field ξ.
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≈ 0.2 eV . Similar barrier lowering effects can be seen from the extracted activation energies
for the thermal emission process. The extracted activation energy at higher electric fields
was found to be 0.70 ∼ 0.75 eV This value is about 0.2 eV lower than the 0.9 eV reported
in literature for the carbon acceptor in GaN [138, 163, 164, 165]. By extracting the zero-
field activation energy, a value of 0.88 eV is observed from figure 9.7c. This indicates that
the thermal emission process, though by definition field-independent, is also affected by the
Poole-Frenkel barrier-lowering effect.
So far, drift-diffusion simulations have disregarded any field-dependent barrier lowering
effects. Sentaurus TCAD offers a variety of models to address this phenomenon. Since
measurements clearly indicate a Poole-Frenkel barrier lowering effect, the internal Poole-
Frenkel model in Sentaurus was used. The model is based on the work presented in Colalongo
et al. [166] and it models the trap cross-section with respect to the internal electric field
according to :
σenhn,p = σ
0
n,p(1 + ΓPF ) (9.1)
in which σenhn,p is the enhanced electron (or hole) trap cross-section due to the Poole-Frenkel
effect, σ0n,p is the zero-field electron (or hole) trap cross-section and ΓPF is the Poole-Frenkel
field-dependent enhancement factor which is a material property depending on the relative
dielectric constant.
Drift-diffusion simulations were carried out in which carbon traps were simulated as
deep acceptors lying 0.9 eV above the valence band, but with the addition of Poole-Frenkel
trap cross-section modulation. These simulations aim at reproducing the dependency of the
charge transport and the thermal emission process on the stress field.
TDCS measurements were simulated as in subsection 9.2.2. The resulting spectrum was
then differentiated over time and the various charge transport time constants were extracted.
Figure 9.8a shows simulated versus measured charge transfer time constants (first peak in
the TDCS measurement seen in figure 9.7b) for different substrate stress biases. Simulations
were carried out for various relative dielectric constants [167, 168, 169]. It can be seen that
the simulation predicts the shift seen in the measurement to a great extent.
To confirm the effect of the Poole-Frenkel barrier lowering on the thermal emission pro-
cess, activation energies were extracted from TCAD-simulated TDCS measurements at dif-
ferent temperature ranges and compared to activation energies extracted from actual TDCS
measurements. To simulate different ambient temperatures, uniform heating fronts (ther-
modes) were used to control the temperature of the simulated structure. The ambient
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temperature started at 300K and ended at 420K, with steps of 20K6. The field-dependent
carrier emission rate from a trap can be described as [170]:
e(ξ)
e(0)
= exp(
∆ΦPF
kbT
) (9.2)
In which, e(ξ) is the field-dependent emission rate, ∆ΦPF is the Poole-Frenkel barrier lower-
ing energy described in equation 7.3 and kbT is the thermal energy. At lower temperatures
(close to room temperature), captured electrons will have low thermal energy and therefore
the dependency on the electric field will be high. On the other hand at higher temperatures,
sufficient thermal energy will lead to a more thermally activated emission leading to a lower
dependency on the electric field. This means that the Arrhenius relationship of emission
time constants versus the inverse of the temperature should no longer follow a simple linear
function but rather have a non-linear nature.
Figure 9.8b depicts measured and simulated Arrhenius plots for a wide temperature range.
As expected, at lower temperatures, the extracted activation energy amounts to ≈ 0.75 eV
due to barrier lowering effects. As the temperature increases, the thermal process dominates
leading to an activation energy of 0.92 eV which agrees with carbon energy level position in
the band gap.
In summary, this chapter has dealt with the charge transfer and emission in the GaN
buffer during and after a stress pulse. It was seen, through support of simulations, that the
density as well as the spatial position of the trapped charge play an important role in the
discharging process of the GaN buffer. It was also shown that barrier lowering due to the
Poole-Frenkel effect plays an important role in the extraction of the activation energy which
must be taken in consideration.
6Self-heating due to current flow was neglected, as simulated structures were 50µm long with applied
VDS of only 1V
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Figure 9.8: (a) TCAD-simulated (solid line) versus measured (symbols) time constants after
different back-gated stress bias. The simulations were performed for different Poole-Frenkel
dielectric constants. (b) Arrhenius plots of measured (symbols) and simulated ln(T 2τ) with
barrier lowering (red line) after a back-gated stress voltage of −200 V
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Chapter 10
Conclusion and outlook
During the course of this work, static and dynamic properties of GaN-on-Si devices were
extensively studied. The main focus of this analysis was the voltage-blocking capability in
conjunction with the dynamic stability of these devices. These areas were chosen as the two
pillars of this work due to their importance in developing the appropriate power switch for
efficient energy conversion circuits.
The discussion started in chapter 3 with the mechanisms affecting the breakdown be-
haviour of the transistors. Three main sources of leakage currents were found to influence
the breakdown voltage: gate currents as well as lateral and vertical buffer currents. With
proper device passivation and through addition of a gate insulator it was found that the gate
currents could be suppressed to a level lower than that of the buffer leakage. As for the buffer
current, the direction of the leakage current —whether laterally or vertically —was found to
be dependent on the lateral distance between the ohmic contacts in the case of a grounded
silicon substrate. A simple analytical model was developed using basic current equations
describing the lateral and vertical conduction in the buffer. It was found out that for every
buffer thickness, there is a certain contact separation at which the breakdown current shifts
from being predominantly lateral to being predominantly vertical. This made the vertical
leakage current the most important hurdle to overcome to push the limit of the operating
voltage of these devices.
Afterwards, the origin of the vertical leakage was discussed. The proposed theory of
the inversion channel formation at the silicon/AlN substrate was confirmed through C-V
measurements on AlN nucleation layers grown on silicon substrates. The bell-shaped C-
V profile was a clear indication of electron accumulation. Suppressing the formation of
this channel was investigated by changing the initial growth conditions, with lowering the
nucleation temperature yielding the most influence on the overall vertical breakdown.
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To increase the buffer resistivity even further, carbon counter-compensation scenarios
were discussed. The position of the Fermi level in the buffer was found to be dependent on
the growth conditions, which lead to different occupancy states of the carbon acceptors in
the buffer. This would lead to significant changes in the dynamic properties of these buffers.
Vertical leakage of carbon-doped buffers was measured and a critical breakdown field was
extracted to be around 2MV/cm.
The next part of this work is concerned with the dynamic properties of GaN-on-Si HFETs.
Current collapse, or dispersion in the on-resistance are two consequences for the dynamic
switching of these devices. The constant change between on- and off-states during the switch-
ing cycles leads to trapping of electrons in various trap sites leading to conduction losses in
the 2DEG. It was concluded that for carbon-doped buffers, buffer-induced dispersion is
more influential than surface-induced dispersion.
In chapter 8, the dynamic properties of carbon-doped buffers were investigated using
back-gated techniques. These techniques allow a deeper characterization of the buffer prop-
erties with little influence from surface effects. The effect of vertical dislocations on the
dynamic properties of the buffer was studied in detail, with the main finding centring around
their role in discharging the charged buffer during stress measursements. Finally, different
carbon doping techniques were investigated, with the aim of finding an optimal carbon in-
corporation technique which balances material quality and dynamic properties. Through
using an extra hydrocarbon precursor, carbon doping was extrinsically incorporated while
maintaining acceptable crystal quality as confirmed by XRD measurements. The dynamic
measurement also showed a clear advantage in using extrinsic carbon doping. Lower charge
transport activation energies were observed for the extrinsically doped samples in addition
to the newly obtained degree of freedom using an extra carbon precursor.
The final chapter of this work studied the trapping and de-trapping dynamics in the
carbon-doped GaN buffer. A whole chapter was dedicated for this process due to its impor-
tance in the overall dynamic properties of the transistor. The study started with a simple
OTF measurement indicating two distinct processes during a stress pulse. These processes
were then identified as charge capture and charge transport. The capture process is governed
by carrier injection from the silicon substrate. This already ties the two main findings of
this work together. As already proven, the inversion channel formation is responsible for the
charge injection in the buffer. The same analytical approach was applied to the emission
process and a charge transfer process was also recognized.
The charge transport, up to that point, had not been taken into consideration. The
outcome of the OTF measurement suggested a more complex trapping process taking place.
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This finding was supported via simulations which agreed with the measurement data. The
extracted activation energies was discussed and the effect of Poole-Frenkel barrier lowering
was regarded as the reason for obtaining a lower activation energy than that of the actual
energetic position.
During the course of this work, it was concluded that the carbon-doped GaN buffer
is the real limitation of the device performance. Through proper analysis of the buffer
many dynamic and static phenomena were understood. Since carbon doping is indispens-
able for achieving higher blocking voltages, dynamic dispersion due to buffer trapping can be
only controlled through suppressing current injection into the buffer. This can be achieved
through better control of the initial growth conditions or alternative strain relief layer design.
Future work should focus on optimizing the design of the GaN-on-Si epitaxy for optimal dy-
namic performance. Superlarttice strain relief layers as well as carbon-doped AlGaN buffers
offer new prospects for lower buffer dispersion. Finally, reliability (long term operation) of
GaN-based devices still represents an under-stated area of research for GaN-on-Si devices.
This research topic remains the last hurdle between this technology and its commercializa-
tion.
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Appendix A
Sentaurus TCAD simulation
In the following lines a detailed description about simulating GaN-on-Silicon using SENTAU-
RUS Synopsis. The text is divided into; descriptive/explanatory text written in normal font
and actual code lines written in typewriter font to facilitate the reading. All of the syntax
placed here are obtained from pre-delivered examples from Sentaurus of from libraries and
models found in the user manual[171].
A.1 Parameter file
Material properties are taken from the standard parameter file GaN.par with few alteration
of a few parameters to accommodate newest values found in literature.
Relative permittivity was adjusted to the value found in Ambacher et al.[16]
Mater ia l= ”GaN” {
Eps i lon Aniso
{ ∗ Ratio o f the p e rm i t t i v i t i e s o f mate r i a l and vacuum
∗ e p s i l o n ( ) = ep s i l o n
ep s i l o n = 10 .28 # [ 1 ]
}
The main change in the material parameter is found in the mobility section. To account
for different mobilities in the two-dimensional electron gas and the buffer constant mobility
profiles were defined for both regions. For the channel higher mobility of 2000 cm2/V.s and
50 cm2/V.s for electrons and holes, respectively.
Region= ”GaN channel ” {
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∗ Higher va lue f o r constant mob i l i t y in the 2DEG
ConstantMobi l i ty :
{ ∗ mu const = mumax (T/T0)ˆ(−Exponent )
mumax = 2000 , 50 # [ cm2/(Vs ) ]
Exponent = 1 , 2 . 1 # [ 1 ]
}
As for the buffer, lower values were defined to account for bulk (three-dimensional) mobility,
namely; 100 cm2/V.s and 5 cm2/V.s for electrons and holes, respectively.
Region= ”GaN buffer ” {
∗ Lower value f o r constant mob i l i t y in the bu f f e r l a y e r
ConstantMobi l i ty :
{ ∗ mu const = mumax (T/T0)ˆ(−Exponent )
mumax = 100 , 5 # [ cm2/(Vs ) ]
Exponent = 1 , 2 . 1 # [ 1 ]
}
}
A.2 Device physics
The main changes came in the physics section to account for carbon doping and the back-
ground un-intentional doping found in GaN. The background doping was achieved by insert-
ing 1×1017 cm−3 shallow donor traps. To de-couple these donor traps from any transient sim-
ulations, which were basically used to simulate all back-gated measurements, the trap cross
section had to be made small assuring that these donor traps remained positively charged.
As for the carbon atoms, these were modelled as acceptor traps positioned 0.9 eV from the
valence band. The concentration of the carbon atoms were chosen to be slightly higher than
the shallow donors mentioned before to assure the compensation effect (NA = 2×10
17 cm−3)
this lead to a Fermi level lying below the mid-gap and resulting in hole concentrations of
about 1× 104 cm−3.
To be able to achieve conversion in the simple back Euler transient simulations, non-
zero constant emission rates were inserted to prevent the simulations from running into
super-nodal errors while simulating. the setting the emission rate to ConstEmissionRate =
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1E-5 convergence problems were avoided while maintaining a realistic rates for the emission
processes.
Physics ( Region=”GaN buffer ”) {
Traps (
(Donor Level Name= ”Buf f er Traps 2 ” conc= 1e17
EnergyMid= 0 .3 Fromcondband
eXSection=1e−16 hXSection=1e−16
eConstEmissionRate= @e emission@
hConstEmissionRate= @e emission@
eJ f a c t o r= 0 . 5 )
( Acceptor Level Name= ”Buf f er Traps ” conc=2e17
EnergyMid= 0 .9 FromValenceband
eXSection=@eXsection@ hXSection=@eXsection@
eConstEmissionRate= @e emission@
hConstEmissionRate= @e emission@
eJ f a c t o r= 0 . 5 )
)
}
#Emulating a UID channel with and donors
Physics ( Region= ”GaN channel ”){
Traps (
(Donor Level Name= ” channel Traps 1 ” conc= 1e16
EnergyMid= 0 .3 Fromcondband
eXSection=1e−15 hXSection=1e−15
eConstEmissionRate= @e emission@
hConstEmissionRate= @e emission@ )
)
}
Modelling the interlayers (ALGaN + AlN buffer) had to take into account the threading
dislocations. These dislocations have proven to be detrimental to the emission time constants
124 Sentaurus TCAD simulation
and activation energies as was seen in this work. Modelling of threading dislocations has
been experimented in different ways in this work. The most efficient approach, regarding
simulation agreement with experiment and simulation time, was by using n-doped interlayers.
trap cross sections was limited at XSection=1e-15 allowing fast capture/emission processes
from these traps.
Physics ( Region=”AlGaN buffer ”){
Traps (
(Donor Level Name= ” channel Traps 1 ”
conc= 4e17 EnergyMid= 0 .3 FromCondband
eXSection=1e−15 hXSection=1e−15
eConstEmissionRate= @e emission@
hConstEmissionRate= @e emission@
eJ f a c t o r= 0 .5 hJ fa c to r= 0 . 5 )
)
}
Physics ( Region=”AlN IL ”){
Traps (
(Donor Level Name= ” channel Traps 1 ”
conc= 7e17 EnergyMid= 0 .3 FromCondband
eXSection=1e−15 hXSection=1e−15
eConstEmissionRate= @e emission@
hConstEmissionRate= @e emission@
eJ f a c t o r= 0 .5 hJ fa c to r= 0 . 5 )
)
}
A.3 Ohmic contacts
Achieving an ohmic contact between the contact metals and the 2DEG is achieved through
highly doped regions in the vicinity of the metal contact, as shown below
( sdedr : de f ine−constant−p r o f i l e ”Ohmic”
”Arsen icAct iveConcentrat ion ” 5E+20)
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( sdedr : de f ine−re f inement−window ”Pl . ohmic . d” ”Rectangle ”
( p o s i t i o n Xdrn Ytop 0)
( p o s i t i o n Xmax (+ Y0 GaN channel @Dspike@) 0 ) )
( sdedr : de f ine−constant−p r o f i l e−placement ”Ohmic . d” ”Ohmic”
”Pl . ohmic . d” 0 . 002 )
The above code creates a rectangle beneath the ohmic contact with a high concentration
of arsenic doping. This highly n-doped regions extends below the ohmic contact to a distance
of Dspike
A.4 Vertical dislocations
To achieve Vertical dislocations, equidistant regions have to be created. This can be only
achieved through using the loop function in TCAD.
( d e f i n e L @L TD@)
( de f i n e X TD 3)
( do ( ( i 0(+ i 1 ) ) )
((= i @TD n@) )
( beg in
( d e f i n e dopingname ( s t r ing−append ” ga t e sp i k e ” (number−>s t r i n g i ) ) )
( d e f i n e dop ingrect ( s t r i ng−append ”Pl . gate . s s p i k e ” (number−>s t r i n g i ) ) )
( sdedr : de f ine−constant−p r o f i l e dopingname
”Arsen icAct iveConcentrat ion ” @TD doping@)
( sdedr : de f ine−re f inement−window dopingrect ”Rectangle ”
( p o s i t i o n X TD (+ Y0 GaN channel @D spike@ ) 0)
( p o s i t i o n (+ X TD 1) (+ Y0 GaN channel 2 . 1 5 ) 0 ) )
( sdedr : de f ine−constant−p r o f i l e−placement
dopingname dopingname dopingrect 0 . 0 2 )
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( s e t ! X TD (+ X TD L) )
)
)
The above code iterates regions which are L TD apart. The loop defines a new region
with an appended region number to the region name. Physics of each region can be defined
separately, or using a similar loop in the sdevice section.
A.5 System level
SPICE-based simulations are also available in Sentaurus TCAD. In this simulation mode, the
internal device can be simulated using self-consistent drift diffusion equations while extrinsic
lumped circuit elements such as capacitors, resistors and voltage sources are attached to this
device. This becomes helpful when simulating pulsed, transients or frequency-dependent
conditions. The device has to be encapsulated in a spice sub-circuit with defined nodes
which serve as electrical connection to the external lumped elements.
System{
GaN Si t rans ( source= s dra in= d chuck= c )
Vsource pset vs ( s 0) {dc= 0}
Vsource pset vc ( c 0){pwl= (0 0 200 −200)}
Vsource pset vd (d 0) {dc= 0.25}
p lo t ”nodes . p l t ” ( time ( ) s d c )
}
A.6 Transient simulation
To be able to simulate trapping and de-trapping dynamics properly, transient simulations
have to be used. In a transient simulation, TCAD computes the status of the system as
a function of time for a finite time range. This time range is specified by InitialTime
and FinalTime, by advancing from a status at a given time to the status at a later time
point. The time step is chosen dynamically depending on the convergence status of each
step. The time step is bound by MinStep and MaxStep from below and above, respectively.
InitialStep specifies the first time step at start time. as seen in the following code excerpt.
These few lines start a self consistent solution for electrons and holes from a reference time
t = 0 s to t = 10ms with an initial time step of 10ns.
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Transient (
I n i t i a lT ime= 0 FinalTime=10e−3
I n i t i a l S t e p =1e−8 MinStep=1e−18
Maxstep=1e−3 Increment=1.2)
{ coupled{po i sson e l e c t r o n ho le }}
)
A.7 Thermal transient simulation
To extract the activation energies through a temperature-dependent TDCS simulation, de-
vice temperature has to be controlled via thermodes. Thermodes are thermal non-electrical
contacts used to define a temperature front. In other words, the temperature of the ther-
mode defines the ambient temperature and controls the heat transfer to the device structure
through its thermal resistance defined by Resistance. The example below defines a ther-
mode with temperature of 300K and a thermal resistance of 1× 10−4Ω.
{ Name = ”Thermode” Temperature = 300
Res i s t ance = 1e−4 }
Neither crystal temperature nor hot electrons were simulated in this case as the applied volt-
age was too low to initiate any hot electrons by itself. In that sense, a constant temperature
simulation was performed for simplicity.
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